

## SUPER P4SC8 SUPER P4SCi

## USER'S MANUAL

Revision 1.0a

The information in this User's Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. **Please** Note: For the most up-to-date version of this manual, please see our web site at www.supermicro.com.

SUPERMICRO COMPUTER reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software, if any, and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any medium or machine without prior written consent.

IN NO EVENT WILL SUPERMICRO COMPUTER BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, THE VENDOR SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.

Unless you request and receive written permission from SUPER MICRO COMPUTER, you may not copy any part of this document.

Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.

Copyright © 2004 by SUPER MICRO COMPUTER INC. All rights reserved. Printed in the United States of America

## Preface

## About This Manual

This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the SUPER P4SC8/P4SCi motherboard. The P4SC8/P4SCi supports single Intel Pentium<sup>®</sup> 4 processors or Celeron processors up to 3.40 GHz (with Hyper Threading) at a system bus speed of 800/533/400 MHz.(\*see the note below). Pentium 4/Celeron processors are housed in a 478-pin micro PGA (Plastic Grid Array) package. Please refer to the motherboard specifications pages on our web site (http://www.supermicro.com/ Product\_page/product-m.htm) for updates on supported processors. This product is intended to be professionally installed.

(\*Note: The above processors must be utilizing 0.13 Micron Manufacturing Technology.)

## Manual Organization

**Chapter 1** includes a checklist of what should be included in your mainboard box, describes the features, specifications and performance of the P4SC8/P4SCi mainboard and provides detailed information about the chipset.

**Chapter 2** begins with instructions on handling static-sensitive devices. Read this chapter when installing the processor and DDR memory modules and when mounting the mainboard in the chassis. Also refer to this chapter to connect the floppy and hard disk drives, the IDE interfaces, the parallel and serial ports, the mouse and keyboard and the twisted wires for the power supply, the reset button, the keylock/power LED and the speaker.

If you encounter any problems, see **Chapter 3**, which describes troubleshooting procedures for the video, the memory and the setup configuration stored in CMOS. For quick reference, a general FAQ (Frequently Asked Questions) section is provided. Instructions are also included for contacting technical support. In addition, you can visit our web site at www.supermicro.com/techsupport.htm for more detailed information.

**Chapter 4** includes an introduction to BIOS and provides detailed information on running the CMOS Setup utility.

Appendix A provides BIOS POST Messages.

Appendix B lists BIOS POST Codes.

Appendix C provides Software Installation Instructions.

## **Table of Contents**

## Preface

Abo	ut This Manual iii
Man	ual Organization iii
Cha	apter 1: Introduction
1-1	Overview 1-1
	Checklist 1-1
	Contacting Supermicro 1-2
	Super P4SC8/P4SCi Image 1-3
	Super P4SC8/P4SCi Layout 1-4
	SUPER P4SC8/P4SCi Quick Reference 1-5
	Intel E7210 Canterwood ES Chipset: System Block Diagram 1-6
	Motherboard Features 1-7
1-2	Chipset Overview 1-9
1-3	PC Health Monitoring 1-10
1-4	Power Configuration Settings 1-11
1-5	Power Supply 1-12
1-6	Super I/O
Cha	apter 2: Installation
2-1	Static-Sensitive Devices

2-1	Static-Sensitive Devices 2-1
2-2	Processor and Heatsink Installation 2-2
2-3	Mounting the Motherboard in the Chassis 2-4
2-4	Installing DDR Memory 2-4
2-5	I/O Port/Front Control Panel Connector Locations 2-6
2-6	Connecting Cables 2-7
	Power Supply Connectors 2-7
	IR Connector 2-8
	PW_ON Connector 2-8
	Reset Connector 2-8
	IDE /SATA LED 2-9
	Power_LED Connector 2-9
	Speaker Connector 2-9
	Serial Ports 2-10
	Fan Headers 2-10
	Chassis Intrusion 2-11

	ATX PS/2 Keyboard/Mouse Ports 2-11
	Ethernet (GLAN) 2-12
	VGA Port 2-12
	SMB Header 2-12
	Universal Serial Bus (USB) 2-13
	SATA LED
	Wake-On-Ring2-14
	Wake-On-LAN
	Keylock Enable/Disable2-14
2-7	Jumper Settings 2-15
	Explanation of Jumpers 2-15
	CMOS Clear 2-15
	USB Wake-Up 2-16
	SCSI Enable/Disable
	Watch Dog Enable/Disable 2-17
	Front Side Bus Speed2-17
	VGA Enable/Disable 2-18
	OH Fan Force-Power-On Enable/Disable2-18
	Keyboard Wake-Up2-19
	LAN2 Enable/Disable2-19
2-8	Parallel Port, Floppy/Hard Drive and AGP Connections 2-20
	Parallel Port Connector 2-20
	Floppy Connector 2-21
	IDE Connectors 2-21
	Ultra 320 SCSI Connectors 2-22

## **Chapter 3: Troubleshooting**

3-1	Troubleshooting Procedures	3-1
	Before Power On	3-1
	No Power	3-1
	No Video	3-1
	Memory Errors	3-2
	Losing the System's Setup Configuration	3-2
3-2	Technical Support Procedures	3-2
3-3	Frequently Asked Questions	3-3
3-4	Returning Merchandise for Service	3-5

## Chapter 4: BIOS

4-1	Introduction	4-1
4-2	Running Setup	4-2
4-3	Main BIOS Setup	4-2

4-4	Advanced BIOS Setup	4-4
	4-4.1 Advanced BIOS Features	4-4
	4-4.2 Advanced Chipset Control	4-6
	4-4.3 I/O Device Configuration	4-7
	4-4.4 PnP Configuration	4-9
	4-4.5 Console Redirection	4-10
	4-4.6 Hardware Monitors	4-11
	4-4.7 Processor & Clock Options	4-12
4-5	Security	4-13
4-6	Boot	4-14
4-7	Exit	4-15

## Appendices:

Appendix A: BIOS POST Messages A	۱-۱
Appendix B: BIOS POST CodesE	3-1
Appendix C: Software Installation InstructionsC	C-1

## Chapter 1 Introduction

## 1-1 Overview

## Checklist

Congratulations on purchasing your computer motherboard from an acknowledged leader in the industry. Supermicro boards are designed with the utmost attention to detail to provide you with the highest standards in quality and performance.

Please check that the following items have all been included with your motherboard. If anything listed here is damaged or missing, contact your retailer.

### All Included with Retail Box Only

- One (1) Supermicro Mainboard
- One (1) ATA 100/66 ribbon cable for IDE devices
- Two (2) SATA cables
- One (1) floppy drive ribbon cable
- One (1) COM Port with Bracket
- One (1) Ultra 320 SCSI cable (\*P4SC8 only)
- One (1) I/O shield
- One (1)CPU Retention Kit
- One (1) Supermicro CD or diskettes containing drivers and utilities
- One (1) User's/BIOS Manual
- One (1) Ultra 320 SCSI User's Manual

## **Contacting Supermicro**

## Headquarters

Address:	SuperMicro Computer, Inc.
	980 Rock Ave.
	San Jose, CA 95131 U.S.A.
Tel:	+1 (408) 503-8000
Fax:	+1 (408) 503-8008
Email:	marketing@supermicro.com (General Information)
	support@supermicro.com (Technical Support)
Web Site:	www.supermicro.com

## Europe

Address:	SuperMicro Computer B.V.
	Het Sterrenbeeld 28, 5215 ML
	's-Hertogenbosch, The Netherlands
Tel:	+31 (0) 73-6400390
Fax:	+31 (0) 73-6416525
Email:	sales@supermicro.nl (General Information)
	support@supermicro.nl (Technical Support)
	rma@supermicro.nl (Customer Support)

## Asia-Pacific

Address:	SuperMicro, Taiwan D5, 4F, No. 16 Chien-Ba Road	
	Chung-Ho 235, Taipei Hsien, Taiwan, R.O.C.	
Tel:	+886-(2) 8226-3990	
Fax:	+886-(2) 8226-3991	
Web Site:	www.supermicro.com.tw	
Technical Support:		
Email:	support@supermicro.com.tw	
Tel:	886-2-8226-3990, ext.132 or 139	

### SUPER P4SC8/P4SCi

## Figure 1-1. SUPER P4SC8/P4SCi Image






Figure 1-4. SUPER P4SC8/P4SCi Motherboard Layout

#### Notes:

\*Jumpers not indicated are for test purposes only.

\*See Chapter 2 for detailed information on jumpers, I/O ports and JF1 front panel connections.

\* "
" indicates the location of Pin 1.

\*The difference between the P4SC8/P4SCi is that the P4SC8 has SCSI, and the P4SCi does not.

# \*Warning: Do not use a wrong type of onboard CMOS battery or install the onboard CMOS battery upside down to avoid possible explosion.

P4SC8/P4SCi Quick Reference		
<u>Jumpers</u>	<b>Description</b>	Default Setting
J18	Speaker	Pins 3-4 (Onboard
		Buzzer)
J33	VGA Enable/Disable	Pins 1-2 (Enabled)
JBT1	CMOS Clear	See Section 2-7
JP1, JP2	CPU Clock Speed	Pins 1-2 (Auto)
JP3	OHFan Force On	Open (Disabled)
JP8	Watch Dog Reset	Pins 1-2 (WD Reset)
JP20	Power Force On	Open (Disabled)
JPA3 (*P4SC8 only)	SCSI Enabled	See Section 2-7
JPL2	GLAN2	Pins 1-2 (Enabled)
JPUSB	USB1/2 Wake Up	Pins 1-2 (Vcc5)
JPWAKE	KB/MSPWOn Standby	Pins 1-2 (Vcc5)

## **Connectors**

## **Description**

DIMM#0A,OB,1A,1B	Memory Slots (1 through 4)
Fans#1-6	CPU Fan, Chassis Fan 1-4, and Overheat Fan
GLAN1/2	Gigabit LAN (GLAN1,GLAN2)
J2, J5	IDE Ports (J2: IDE1, J5:IDE2)
J3, J4	Serial ATA Connectors (J3:SATA1, J4:SATA2)
J7	Floppy Disk Drive Connector
J8	Parallel Printer Port
J9,J10	COM1(J9), COM2(J10)
J11	Keyboard/Mouse Connector
J12, J13	Back Panel USB 1/2
J15	System Management Bus
J16	Infrared
J17	Power LED
J19	Front Panel USB 3/4
J20	ATX Power Connector
J21	+12V 4-pin Power Connector
J37	Serial ATA LED
J36	Keylock Header
JF1	Front Control Panel
JG1	VGA Header
JL1	Chassis Intrusion Header
PCI/PCI-X slots	PCI slots 1/2, PCI-X slots 1/2.
USB 1/2, USB 3/4	Back Panel USB Ports1/2, Front Panel USB
	Headers
WOL	Wake-On-LAN
WOR	Wake-On-Ring Header




Figure 1-6. P4SC8/P4SCi System Block Diagram: (with the Hance Rapids Chip)

**Note:** This is a general block diagram and may not exactly represent the features on your motherboard. See the following pages for the actual specifications of the motherboard.

## **Motherboard Features**

## CPU Latest CPU technology!

- Single Pentium<sup>®</sup> 4 478-pin PGA processors or Intel Celeron processors up to up to 3.40 GHz (at a 800/533/400 MHz FSB) w/HyperThreading.
- Intel Pentium 4/Celeron processors (\*use 0.13 Micron Manufacturing Technology CPUs)

Note: Refer to the motherboard specifications pages on our web site (http:// www.supermicro.com/Product\_page/product-m.htm) for updates on supported processors.

#### Memory Latest memory technology!

• Dual Channel DDR up to 4 GB ECC, or non-ECC, unbuffered DDR-400/ 333/266 SDRAM in 2 Banks 4 DIMMs (\*For Dual-Channel operation, identical pair(s) of memory modules must be populated in DIMM0A, DIMM1A and/or DIMM0B, DIMM1B.) (\*See Section 2-4 for more details)

• Intel Performance Acceleration Technology!

(\*<u>Note:</u> The Canterwood chip supports non-ECC or ECC memory. If ECC memory is installed, the ECC bits need to be initialized via BIOS before normal operation. For a 4 GB-Memory and 2.4-GHz P4 system, it will take about 65 seconds for all the ECC bits to be initialized before any video displays. Since ECC initialization takes time, the Watch Dog Timer Select needs to be set to a time longer than what the ECC initialization will take.)

Chipset ◆ Latest Intel chipset technology!

Intel E7210 Canterwood ES

#### Expansion Slots (P4SC8/P4SCi)

•Two 64-bit, 66 MHz PCI-X slots (3.3V)

•Two 32-bit, 33 MHz PCI slots (5V)

#### BIOS

- 8 Mb Firmware Hub AwardBIOS® Flash BIOS
- APM 1.2, DMI 2.3, PCI 2.3, ACPI 1.0, Plug and Play (PnP)

#### PC Health Monitoring

- Eight onboard voltage monitors for CPU core, +3.3V, +3.3V standby, +5V, +5V standby, Vbat (battery voltage) and  $\pm 12V$
- · Fan status monitor with firmware/software on/off control
- SuperDoctor III, Watch Dog, NMI
- Environmental temperature monitoring and control
- · Power-up mode control for recovery from AC power loss
- System overheat LED and control
- System resource alert (via Supero Doctor III)
- Hardware BIOS virus protection
- · Auto-switching voltage regulator for the CPU core

## ACPI Features

- Microsoft OnNow
- Slow blinking LED for suspend state indicator
- BIOS support for USB keyboard
- Main switch override mechanism
- Internal/external modem ring-on

## Onboard I/O

- Adaptec 7902(B0) dual channel Ultra 320 SCSI (\*P4SC8 only)
- Adaptec SCSI RAID 2010S supported (\*P4SC8 only)
- 2 ATA100/66 EIDE Channels for a total of 4 IDE devices backward compatible
- Intel 6300ESB (Hance Rapids) SATA Controller with support of 2 SATA Connectors for 2 drives (RAID 0,1 supported)
- 1 floppy port interface (up to 2.88 MB)
- 2 Fast UART 16550 compatible serial ports(1connector, 1header)
- Dual Intel Gigabit Ethernet Controllers (One: 82541, One:82547GI)
- 1 EPP (Enhanced Parallel Port) and ECP (Extended Capabilities Port) supported parallel port
- PS/2 mouse and PS/2 keyboard ports
- Up to 4 USB (Universal Serial Bus) 2.0 (1.1-compliant) ports for a speed of up to 480Mbps 
   Latest USB 2.0 technology!
- 1 infrared port
- 1 VGA Connector

## <u>Other</u>

- Hyper-threading enabled
- Wake-on-LAN (WOL)
- Wake-on-Ring (WOR)
- Multiple CPU clock frequency ratio selections (set in BIOS)
- Suspend-to-RAM
- CPU Thermal Trip support for Processor Protection

## CD Utilities

- BIOS flash upgrade utility
- · Drivers and software for Intel 875P chipset utilities

## **Dimensions**

• ATX form factor, 12" x 9.5" (304.8mm x 241.3 mm)

## \*Warning: Do not use a wrong type of onboard CMOS battery or install the onboard CMOS battery upside down to avoid possible explosion.

## 1-2 Chipset Overview: Intel E7210 (Canterwood ES)

Intel's Intel E7210 (Canterwood ES) Chipset contains the following main components: Canterwood Memory Controller Hub (MCH) and the I/O Controller Hub (Hance Rapids 6300ESB ICH). These two components are interconnected via Hub Interface.

### Memory Controller Hub (MCH)

The Canterwood Memory Controller Hub (MCH) is designed to support Intel PGA 478-pin Processors. The function of the Canterwood MCH is to arbitrate the flow of data transfer between system bus (FSB), system memory, and Hub Interface. The Canterwood MCH supports 800 MHz FSB, 400/333 Memory Interface, 533 MHz FSB, 333/266 Memory Interface, and 400 MHz FSB 266 MHz Memory Interface.

## System Memory Interface

The Canterwood Memory Controller (MCH) supports two 64-bit wide DDR data channels with bandwidth up to 6.4 GB/s (DDR400) in dual channel mode. It supports 128-MB, 256-MB, 512-MB, 1.0 GB, x4, x8, X16 DDR. Maximum system memory supports up to 4.0 GB for Dual-Channel. ECC or Non ECC unbuffered DDR DIMMs are supported, but it does not support registered, mixed-mode DIMMs. (For more information, please refer to Page 1-7).

## 6300ESB (Hance Rapids) System Features

The I/O Controller Hub provides the I/O subsystem with access to the rest of the system. It supports 2-channel Ultra ATA/100 Bus Master IDE Controller, two Serial ATA (SATA) Host Controllers, SMBus 2.0 Controller, LPC/ Flash BIOS Interface, PCI 2.3 Interface, and Integrated System Management Controller.

## 6300ESB (Hance Rapids) ICH System Features

The 6300ESB (Hance Rapids) ICH system consists of:

The I/O Controller Hub (Hance Rapids ICH) provides the I/O subsystem with access to the rest of the system. Additionally, it integrates many I/O functions.

The 6300ESB (Hance Rapids) integrates: 2-channel Ultra ATA/100 Bus Master IDE Controller, two Serial ATA (SATA) Host Controllers, SMBus 2.0 Controller, LPC/Flash BIOS Interface, PCI-X (66MHz) 1.0 Interface, PCI 2.2 Interface and System Management Controller.

## 1-3 PC Health Monitoring

This section describes the PC health monitoring features of the SUPER P4SC8/P4SCi. The motherboard has an onboard System Hardware Monitor chip that supports PC health monitoring.

## Eight Onboard Voltage Monitors for the CPU Core, +3.3V, +3.3V standby, +5V, +5V standby, Vbat and ±12V

The onboard voltage monitor will scan these voltages continuously. Once a voltage becomes unstable, Supermicro's Monitoring Software: SuperO Doctor will give a warning or send an error message to the screen.

## Fan Status Monitor with Firmware/Software On/Off Control

The PC health monitor can check the RPM status of the cooling fans. The onboard 3-pin fans are controlled by the power management functions.

## **Environmental Temperature Control**

The P4SC8/P4SCi has a CPU "thermal trip" feature. A thermal control sensor monitors the CPU temperature in real time and will send a signal to shut down the system whenever the CPU temperature exceeds a certain threshold to protect the CPU from being damaged by overheat.

## CPU Overheat LED and Control

This feature is available when the user enables the CPU overheat warning function in the BIOS. This allows the user to define an overheat temperature. When this temperature is exceeded, the CPU thermal trip feature will be activated to shut down the system.

## Hardware BIOS Virus Protection

The system BIOS is protected by hardware so that no virus can infect the BIOS area. The user can only change the BIOS content through the flash utility provided by Supermicro. This feature can prevent viruses from infecting the BIOS area and destroying valuable data.

## Auto-Switching Voltage Regulator for the CPU Core

The 4-phase-switching voltage regulator for the CPU core can support up to 60A current and auto-sense voltage IDs ranging from 1.1V to 1.85V. This will allow the regulator to run cooler and thus, make the system more stable.

## **1-4 Power Configuration Settings**

This section describes features of your motherboard that deal with power and power settings.

## Microsoft OnNow

The OnNow design initiative is a comprehensive, system-wide approach to system and device power control. OnNow is a term for a PC that is always on but appears to be off and responds immediately to user or other requests.

## Slow Blinking LED for Suspend-State Indicator

When the CPU goes into a suspend state, the chassis power LED will start blinking to indicate that the CPU is in suspend mode. When the user presses any key, the CPU will wake-up and the LED will automatically stop blinking and remain on.

## **BIOS Support for USB Keyboard**

If the USB keyboard is the only keyboard in the system, the keyboard will function like a normal keyboard during system boot-up.

## Main Switch Override Mechanism

When an ATX power supply is used, the power button can function as a system suspend button. When the user depresses the power button, the system will enter a SoftOff state. The monitor will be suspended and the hard drive will spin down. Depressing the power button again will cause the whole system to wake-up. During the SoftOff state, the ATX power supply provides power to keep the required circuitry in the system alive. In case the system malfunctions and you want to turn off the power, just depress and hold the power button for 4 seconds. The power will turn off and no power will be provided to the motherboard.

## Wake-On-Ring (WOR) Header

Wake-up events can be triggered by a device such as the external modem ringing when the system is in the SoftOff state. Note that external modem ring-on can only be used with an ATX 2.01 (or above) compliant power supply.

## Wake-On-LAN (WOL)

Wake-On-LAN is defined as the ability of a management application to remotely power up a computer that is powered off. Remote PC setup, updates and asset tracking can occur after hours and on weekends so that daily LAN traffic is kept to a minimum and users are not interrupted. The motherboard has a 3-pin header (WOL) to connect to the 3-pin header on a Network Interface Card (NIC) that has WOL capability. Note that Wake-On-Lan can only be used with an ATX 2.01 (or above) compliant power supply.

## 1-5 Power Supply

As with all computer products, a stable power source is necessary for proper and reliable operation. It is even more important for processors that have high CPU clock rates of 1 GHz and faster.

The SUPER P4SC8/P4SCi accommodates 12V ATX power supplies. Although most power supplies generally meet the specifications required by the CPU, some are inadequate. You power supply must supply 1 amp of 5V standby voltage.

It is strongly recommended that you use a high quality power supply that meets 12V ATX power supply Specification 1.1 or above. Additionally, in areas where noisy power transmission is present, you may choose to install a line filter to shield the computer from noise. It is recommended that you also install a power surge protector to help avoid problems caused by power surges.

It also provides one high-speed, 16550 compatible serial communication port (UART), which supports serial infrared communication. The UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor interrupt system. The UART provides legacy speed with baud rate of up to 115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which supports higher speed modems.

The Super I/O provides functions that comply with ACPI (Advanced Configuration and Power Interface), which includes support of legacy and ACPI power management. It also features auto power management to reduce power consumption. The IRQs, DMAs and I/O space resources of the Super I/O can be flexibly adjusted to meet ISA PnP requirements, which support ACPI and APM (Advanced Power Management)

## 1-6 Super I/O

The disk drive adapter functions of the Super I/O chip include a floppy disk drive controller that is compatible with industry standard 82077/765, a data separator, write pre-compensation circuitry, decode logic, data rate selection, a clock generator, drive interface control logic and interrupt and DMA logic. The wide range of functions integrated onto the Super I/O greatly reduces the number of components required for interfacing with floppy disk drives. The Super I/O supports four 360 K, 720 K, 1.2 M, 1.44 M or 2.88 M disk drives and data transfer rates of 250 Kb/s, 500 Kb/s or 1 Mb/s.

Notes

## Chapter 2 Installation

## 2-1 Static-Sensitive Devices

Electric Static Discharge (ESD) can damage electronic components. To prevent damage to your system board, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD.

## Precautions

- Use a grounded wrist strap designed to prevent static discharge.
- Touch a grounded metal object before removing the board from the antistatic bag.
- Handle the board by its edges only; do not touch its components, peripheral chips, memory modules or gold contacts.
- When handling chips or modules, avoid touching their pins.
- Put the motherboard and peripherals back into their antistatic bags when not in use.
- For grounding purposes, make sure your computer chassis provides excellent conductivity between the power supply, the case, the mounting fasteners and the motherboard.

## \*Warning: Do not use a wrong type of onboard battery or install the onboard battery upside down to avoid possible explosion.

## Unpacking

The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking the board, make sure the person handling it is static protected.

#### Installation Procedures

Follow the procedures as listed below for full installation of the motherboard into a chassis:

- 1. Install the processor and the heatsink to the motherboard.
- 2. Install the motherboard in the chassis.
- 3. Install the memory and add-on cards.
- 4. Finally, connect the cables and install the drivers.

## 2-2 Processor and Heatsink Fan Installation



When handling the processor package, avoid placing direct pressure on the label area of the fan.

**IMPORTANT:** <u>Always connect the power cord last and always remove it</u> <u>before adding, removing or changing any hardware components.</u> <u>Make</u> <u>sure that you install the processor into the CPU socket before you install the</u> <u>CPU heatsink</u>.

### Installation of the Processor and Heatsink

1. Locate the following components, which are included in the shipping package.



If you buy a boxed Intel Pentium 4 478 processor, it should include a heatsink, fan and retention mechanism. <u>If you buy a processor separately, use only a Supermicro or Intel certified heatsink and fan</u>.

2. Insert the white pegs into the black anchors. Do not force the white pegs all the way in - about 1/3 of the white pegs should be inside the black anchors. (These are for chassis that do not have four CPU retention holes.)




Bracket in position

3. Place a retention bracket in the proper position and secure it by pressing two pegs into the retention holes until you hear a \*click\*. The clicking sound indicates that the peg is locked and secured.



4. Secure the other retention bracket into position by repeating Step 3.

5. Lift the lever on the CPU socket.




Socket Lever



6. Install the CPU in the socket. Make sure that Pin 1 of the CPU is seated on Pin 1 of the socket (both corners are marked with a triangle).

7. Press the lever down until you hear it \*click\* into the locked position.



Socket lever in locked position


8. Apply the proper amount of thermal compound to the CPU die.

9. Place the heatsink on top of the CPU and press firmly downward - do not twist or slide the heatsink to seat thermal compound.

10. Secure the heat sink by locking the retention clips into their proper position.


11. Connect the CPU fan cable to the CPU Fan header on the

motherboard.



Retainer clip attachment point





### Figure 2-1. 478-pin mPGA Socket: Empty and with Processor Installed

## 2-3 Mounting the Motherboard in the Chassis

All motherboards have standard mounting holes to fit different types of chassis. Make sure the location of all the mounting holes for both the motherboard and the chassis match. Although a chassis may have both plastic and metal mounting fasteners, metal ones are highly recommended because they ground the motherboard to the chassis. Make sure the metal standoffs click in or are screwed in tightly. Then use a screwdriver to secure the motherboard onto the motherboard tray.

## 2-4 Installing DDR Memory

## CAUTION

Exercise extreme care when installing or removing memory modules to prevent any possible damage.

## Memory Module Installation (See Figure 2-2)

- Insert each DDR memory module vertically into its slot. Pay attention to the notch along the bottom of the module to prevent inserting the module incorrectly. (See support information and the note below.)
- 2. Gently press down on the memory module until it snaps into place.

#### Support


The P4SC8/P4SCi supports Dual channel, ECC or non-ECC, unbuffered DDR-400/333/266 SDRAM. (Populate DIMM0A,DIMM1A and/or DIMM0B, DIMM1B with memory modules of the same size/same type will result in the dual channel, two-way interleaved memory which is faster than the single channel memory.

Memory Speeds			
Host Clock FSB (MHz) DRAM DATA Shown du			
(MHz)		RATE (MT/s)	POST
100	400	266	DDR266
		333	DDR266
		400	DDR266
133	533	266	DDR266
		333	DDR333
		400	DDR333
200	800	266	DDR266
		333	DDR320
			(*Note)
		400	DDR400

(\*Note: The BIOS will display 320 due to the limitation of Intel's chipset).

(\*Note: The Intel E7210 ((Canterwood ES)) chip supports unbuffered, non-ECC or ECC memory. If ECC memory is installed, the ECC bits need to be initialized via BIOS before normal operation. For a 4 GB-Memory and 2.4-GHz P4 system, it will take about 65 seconds for all the ECC bits to be initialized before any video displays. Since ECC initialization takes time, the Watch Dog Timer Select needs to be set to a time longer than what the ECC initialization will take.)


Figure 2-2. Side and Top Views of DDR Module Installation into Slot



## 2-5 I/O Port/Control Panel Connector Locations

The I/O ports are color coded in conformance with the PC99 specification to make setting up your system easier. See Figure 2-3 below for the colors and locations of the various IO ports.






## **Front Control Panel**

JF1 contains header pins for various front control panel connectors. See Figure 2-4 for the pin definitions of the various connectors including the speaker. Refer to Section 2-6 for details.





## 2-6 Connecting Cables

### **Power Supply Connectors**

The primary power supply connector (J20) on the P4SC8/ P4SCi meets the SSI (Superset ATX) 24-pin specification. Refer to the table on the right for the pin definitions of the ATX 20-pin power connector. You must also connect the 4-pin (J21) processor power connector to your power supply. Refer to the table below right for the J21 (12V) connector. See the table on the right for the pin definition. (\*You must use J21 for CPU Power.)


#### Required Connection

## ATX Power Supply 24-pin Connector Pin Definitions (J20)

		0.10 (010)	
Pin Number	Definition	Pin Numb	per Definition
13	+3.3V	1	+3.3V
14	-12V	2	+3.3V
15	COM	3	COM
16	PS_ON#	4	+5V
17	COM	5	COM
18	COM	6	+5V
19	COM	7	COM
20	Res(NC)	8	PWR_OK
21	+5V	9	5VSB
22	+5V	10	+12V
23	+5V	11	+12V
24	COM	12	+3.3V
	13 14 15 16 17 18 19 20 21 22 23	Pin Number Definition           13         +3.3V           14         -12V           15         COM           16         PS_ON#           17         COM           18         COM           19         COM           20         Res(NC)           21         +5V           22         +5V           23         +5V	13         +3.3V         1           14         -12V         2           15         COM         3           16         PS_ON#         4           17         COM         5           18         COM         6           19         COM         7           20         Res(NC)         8           21         +5V         9           22         +5V         10           23         +5V         11

#### Additional Connection





## **IR Connector**

The infrared connector is located on J16. See the table on the right for pin definitions. See the Technical Support section of our web page for information on the infrared devices you can connect to the system.

## **PW\_ON Connector**

The PW\_ON connector is located on pins 1 and 2 of JF1.

Infrared Pin
Definitions
(116)


(010)		
Pin		
Number	Definition	
1	+5V	
2	CIRRX	
3	IRRX	
4	Ground	
5	IRTX	
6	NC	

PW_ON Pin Definitions (JF1)		
Pin #	Definition	
1	Signal	
2	+3V Standby	

#### **Reset Connector**

The reset connector is located on pins 3 and 4 of JF1. This connector attaches to the reset switch on the computer chassis. See the table on the right for pin definitions.





## \*IDE LED (\*See the note below)

The IDE LED is located on pins 13, 14 of JF1. This connects to the hard drive LED to display all IDE activities. See the table on the right for pin definitions.

(\*Note: This LED is for all IDE and SATA devices )

### **Power\_LED Connector**

The Power LED connector is located on pins 15, 16 of JF1. (\*Use J17 for a 3-pin connector.) This connection is used to provide LED indication of power being supplied to the system. See the table on the right for pin definitions.

## **Speaker Connector**

The speaker connector is located on J18. See the table on the right for pin definitions.


IDE Pin Definitions (JF1)		
Pin		
Number	Definition	
7	+5V	
8	HD Active	

Power_LED Pin Definitions (JF1)		
Pin		
Number	Definition	
15	+5V	
16	Ground	

J17 Pin Definitions Pin Number Definition

Number	Deminuon
1	+5V
2	Key
3	Ground

Speaker: Pin Definition		
Fucntion	Pin Definition	
Pins 1, 4	External Speaker	
Pins 3, 4	Internal Speaker	



#### Serial Ports

Two serial ports are included on the motherboard: COM1(J9) is a port located beside the mouse/ keyboard ports and COM2(J10) is a header located on the motherboard near J20 (Power Connector). See the table on the right for pin definitions.

\*NC indicates no connection.

#### **Fan Headers**

There are six fan headers on the P4SC8/P4SCi , which are designated: CPU Fan, Chassis Fan1, Chassis Fan2, Chassis Fan3, Chassis Fan4, and Over Heat Fan. (Chassis Fan 3 and Chassis Fan 4 are not monitored by BIOS.) Connect the fan on your CPU heatsink to the CPU Fan header. See the table on the right for pin definitions.

#### Serial Port Pin Definitions (COM1, COM2)


Pin Number	Definition	Pin Number	Definition
1	CD	6	DSR
2	RD	7	RTS
3	TD	8	CTS
4	DTR	9	RI
5	Ground	10	NC

Note: Pin 10 is included on the header but not on the port.

Fan	Header	Pin	Defi	nitions	5
(CPU	. Chass	is aı	nd Or	verhea	it)

<b>(</b> ) -	
Pin Number	Definition
1	Ground (black)
2	+12V (red)
3	Tachometer

Caution: These fan headers are DC power.



## **Chassis Intrusion**

The Chassis Intrusion header is designated JL1. See the board layout in Chapter 1 for the location of JL1 and the table on the right for pin definitions.


Chassis Intrusion		
Pin Definitions (JL1)		
Pin		
Number	Definition	
1	Intrusion Input	
2	Ground	

## ATX PS/2 Keyboard and PS/2 Mouse Ports

The ATX PS/2 keyboard and the PS/2 mouse are located on J11. See the table on the right for pin definitions. (The mouse port is above the keyboard port. See the table on the right for pin definitions.

and Mouse Port Pin Definitions (J11)			
	Pin		
	Number	Definition	
	1	Data	
	2	NC	
	3	Ground	
	4	VCC	
	5	Clock	
	6	NC	

PS/2 Keyboard



## Ethernet Ports GLAN1/2

Two Ethernet ports (designated GLAN1 and GLAN2) are located beside the VGA port on the IO backplane. These ports accept RJ45 type cables.

## VGA Connector


A VGA connector (JG1) is located next to the GLAN1 on the IO backplane. Refer to the board layout below for the location.

### SMB

A System Management Bus header is located at J25. Connect the appropriate cable here to utilize SMB on your system.

Pin Definitions (J15)		
Pin		
Number	Definition	
1	Data	
2	Ground	
3	Clock	
4	No Connection	

SMB Header



## **Universal Serial Bus (USB)**

There are two Universal Serial Bus Connectors (USB 1/2: J12/ J13) located on the I/O backpanel and two additional USB headers (USB3/4: J19) located on the motherboard. These ports can be used to provide front side chassis access (cables are not included). See the tables on the right (below) for pin definitions.

#### **USB** Pin Definition

#### USB 1/2 (J12/J13)

	ition
1 +5	V
2 P0	-
3 P0	+
4 Grou	nd

#### USB 3/4 (J19)


Pin		Pin	
Number	Definition	Number	Definition
1	+5V	2	+5V
3	PO-	4	PO-
5	PO+	6	PO+
7	Ground	8	Ground
		10	Ground

## SATA LED

The SATA LED header is located on J37. This header will display all SATA activities. See the table on the right for pin definitions.

SATA LED
<b>Pin Definitions</b>
(.137)

Pin	
Number	Definition
1	SATA1
2	SATA2
3	NC
4	NC
5	NC



### Wake-On-Ring

The Wake-On-Ring header is designated WOR. This function allows your computer to receive and be "awakened" by an incoming call when in the suspend state. See the table on the right for pin definitions. You must also have a WOR card and cable to use WOR.

### Wake-On-LAN

The Wake-On-LAN header is designated WOL on the motherboard. See the table on the right for pin definitions. You must enable the LAN Wake-Up setting in BIOS to use this function. (You must also have a LAN card with a Wake-On-LAN connector and cable to use this feature.)

#### Keylock Enabled/Disabled

The Keylock header is located on J36. Close Pin 1 and Pin 2 of J36 to enable the function of Keylock. The default setting is "Open". See the table on the right for pin definitions.

#### Wake-On-Ring Pin Definitions (WOR)


Pin	
Number	Definition
1	Ground
2	Wake-up

Wake-On-LAN Pin	
Definitions (WOL)	

Pin	
Number	Definition
1	+5V Standby
2	Ground
3	Wake-up

#### Keylock Enabled/Disabled (J36) Pin Definitions

Pin Definitions	Function
1 & 2 (closed)	Enabled
1 & 2 (Open)	Disabled




#### 2-7 **Jumper Settings**

## Explanation of Jumpers

To modify the operation of the motherboard, jumpers can be used to choose between optional settings. Jumpers create shorts between two pins to change the function of the connector. Pin 1 is identified with a square solder pad on the printed circuit board. See the motherboard layout pages for jumper locations.


Note: On a two-pin jumper, "Closed" means the jumper is on both pins and "Open" means the jumper is either on only one pin or completely removed.



m

## **CMOS Clear**

JBT1 is not actually a jumper but consists of two contact pads. To clear the contents of CMOS, short these pads together by touching them both with a metal conductor such as the head of a small screwdriver. Note: for ATX power supplies, you must completely shut down the system and remove the AC power cord before clearing CMOS.



## USB Wake-Up (\*USB1/2 Only)

Use JPUSB to enable or disable USB Wake-Up, which allows you to wakeup the system by depressing a key on the keyboard or by clicking the mouse when either is connected to the USB1 or USB2 port. Enable a jumper to allow the system to be woken up from S1 and S3 in Windows OS. See the table on the right for jumper settings.


## SCSI Enable/Disable (\*P4SC8 only)

The SCSI Enable/Disable jumper at JPA3 allows you to enable or disable the onboard SCSI. The normal (default) position is on pins 1-2 to enable SCSI. See the table on the right for jumper settings. USB Wake-Up Jumper Settings (JPUSB)

Jumper	
Position	Definition
1-2	VCC5
2-3	VCC5 Standby

SCSI Enable/Disable
Jumper Settings
(JPA3)

	(
Jumper	
Position	Definition
Pins 1-2	Enabled
Pins 2-3	Disabled



#### Watch Dog Enable/Disable

JP8 enables the control of the Watch Dog function. Watch Dog is a system monitor that can reboot the system when a software application is "hung up". Pins 1-2 will cause WD to reset the system if an applicantion is "hung up". Pins 2-3 will generate a non-maskable interrupt for the application that is "hung up". See the table on the right for jumper settings. Watch Dog can also be enabled via BIOS. (\*Note, when enabled, the user needs to write his own application software in order to disable the Watch Dog Timer.)


#### **Front Side Bus Speeds**

JP1, JP2 are used to set the system (front side) bus speed for the processors. It is best to keep this jumper set to Auto. This jumper is used together with the CPU Clock setting in BIOS. See the table on the right for jumper settings.

Watch Dog				
Jumper Settings (JP8)				

Jumper Position	Definition
Pins 1-2	WD to Reset
Pins 2-3	WD to NMI
Open	Disabled

	JP1	JP2
Auto	1-2	1-2
100 MHz (x4)	2-3	2-3
133 MHz (x4)	NC	2-3
Reserved	NC	NC
200 MHz (x4)	2-3	NC



#### VGA Enable/Disable

J33 allows you to enable or disable the VGA port. The default position is on pins 1 and 2 to enable VGA. See the table on the right for jumper settings.

#### Overheat Fan Force-Power-On Enable/Disable


Jumper JP3 allow you to enable or disable the function of Force-Power-On. If enabled, the power will always stay on automatically. If this function disabled, the user needs to press the power button to power on the system.



(J33)			
Jumper			
Position	Definition		
1-2	Enabled		
2-3	Disabled		

OH Fan Force-On
Enable/Disable
Jumper Settings
(JP3)

Jumper	
Position	Definition
1-2	Force-On
Open	Disabled



#### **Keyboard Wake-Up**

The JPWAKE jumper is used to allow the system to be woken up by depressing a key on the keyboard from S1 or S3 in Windows OS. See the table on the right for jumper settings. Your power supply must meet ATX specification 2.01 or higher and supply 720 mA of standby power to use this feature.

# LAN2 Enable/Disable (\*For LAN 2 only)


Change the setting of jumper JPL2 to enable or disable the onboard Gigabit LAN2 on the motherboard. See the table on the right for jumper settings. The default setting is Enabled. (\*Note: LAN1 is enabled/disabled via BIOS.)

#### Keyboard Wake-Up Enable/Disable Jumper Settings (JPWAKE)

Jumper	
Position	Definition
Pins 1-2	VCC5
Pins 2-3	VCC5 Standby

#### LAN Enable/Disable Jumper Settings (JPL2)

Jumper Position	Definition
Pins 1-2	Enabled
Pins 2-3	Disabled




## 2-8 Parallel Port, Floppy Drive and Hard Drive Connections

Use the following information to connect the floppy and hard disk drive cables.

- The floppy disk drive cable has seven twisted wires.
- A red mark on a wire typically designates the location of pin 1.
- A single floppy disk drive ribbon cable has 34 wires and two connectors to provide for two floppy disk drives. The connector with twisted wires always connects to drive A, and the connector that does not have twisted wires always connects to drive B.
- The 80-wire ATA100/66 IDE hard disk drive cable that came with your system has two connectors to support two drives. This special cable should be used to take advantage of the speed this new technology offers. The blue connector connects to the onboard IDE connector interface and the other connector(s) to your hard drive(s). Consult the documentation that came with your disk drive for details on actual jumper locations and settings for the hard disk drive.

#### **Parallel Port Connector**

The parallel port is located on J8. Refer to Figure 2-3 for location. See the table on the right for pin definitions.



Parallel (Printer) Port Pin Definitions

(J8)					
Pin Number	Function	Pin Number	Function		
1	Strobe-	2	Auto Feed-		
3	Data Bit 0	4	Error-		
5	Data Bit 1	6	Init-		
7	Data Bit 2	8	SLCT IN-		
9	Data Bit 3	10	GND		
11	Data Bit 4	12	GND		
13	Data Bit 5	14	GND		
15	Data Bit 6	16	GND		
17	Data Bit 7	18	GND		
19	ACK	20	GND		
21	BUSY	22	GND		
23	PE	24	GND		
25	SLCT	26	NC		

### **Floppy Connector**

The floppy connector is located on J7. Refer to Figure 2-3 for location. See the table on the right for pin definitions.

#### Floppy Connector Pin Definitions (J7)


rioppy connector r in Demitiona (07)				
Pin Number	Function	Pin Number	Function	
1	GND	2	FDHDIN	
3	GND	4	Reserved	
5	Key	6	FDEDIN	
7	GND	8	Index-	
9	GND	10	Motor Enable	
11	GND	12	Drive Select B-	
13	GND	14	Drive Select A-	
15	GND	16	Motor Enable	
17	GND	18	DIR-	
19	GND	20	STEP-	
21	GND	22	Write Data-	
23	GND	24	Write Gate-	
25	GND	26	Track 00-	
27	GND	28	Write Protect-	
29	GND	30	Read Data-	
31	GND	32	Side 1 Select-	
33	GND	34	Diskette	

## IDE Connector Pin Definitions

#### **IDE Connectors**

The IDE Connectors are located on J2, J5. You do not need to configure the onboard IDE interfaces(-Pins 13,14 of JF1.) Refer to Figure 2-3 for location. See the table on the left for pin definitions. **Note:** You must use the ATA100/66 cable included with your system to benefit from the ATA100/66 technology.

(JZ, J5)				
Function	Pin Number	Function		
Reset IDE	2	GND		
Host Data 7	4	Host Data 8		
Host Data 6	6	Host Data 9		
Host Data 5	8	Host Data 10		
Host Data 4	10	Host Data 11		
Host Data 3	12	Host Data 12		
Host Data 2	14	Host Data 13		
Host Data 1	16	Host Data 14		
Host Data 0	18	Host Data 15		
GND	20	Key		
DRQ3	22	GND		
I/O W rite-	24	GND		
I/O Read-	26	GND		
IOCHRDY	28	BALE		
DACK3-	30	GND		
IRQ14	32	IOCS16-		
Addr 1	34	GND		
Addr 0	36	Addr 2		
Chip Select 0	38	Chip Select 1-		
Activity	40	GND		
	Function Reset IDE Host Data 7 Host Data 6 Host Data 6 Host Data 3 Host Data 3 Host Data 2 Host Data 1 Host Data 1 Host Data 1 Host Data 0 GND DRQ3 I/O Write- I/O Read- I/O CHRDY DACK3- IRQ14 Addr 1 Addr 0 Chip Select 0	Function         Pin Number           Reset IDE         2           Host Data 7         4           Host Data 6         6           Host Data 5         8           Host Data 4         10           Host Data 3         12           Host Data 4         10           Host Data 3         12           Host Data 1         16           Host Data 0         18           GND         20           DRQ3         22           I/O Read-         26           IOCHRDY         28           DACK3-         30           IRQ14         32           Addr 1         36           Chip Select 0         38		




## Ultra320 SCSI Connectors

Refer to the table below for the pin definitions of the Ultra320 SCSI connectors located at JA1 and JA2.

	68-pin Ultra320 SCSI Connectors (JA1 and JA2)				
	Connector			Connector	
	Contact			Contact	
	Number	Signal Names		Number	Signal Names
	1	+DB(12)		35	-DB(12)
	2	+DB(13)		36	-DB(13)
	3	+DB(14)		37	-DB(14)
	4	+DB(15)		38	-DB(15)
	5	+DB(P1)		39	-DB(P1)
	6	+DB(0)		40	-DB(0)
	7	+DB(1)		41	-DB(1)
	8	+DB(2)		42	-DB(2)
	9	+DB(3)		43	-DB(3)
	10	+DB(4)		44	-DB(4)
	11	+DB(5)		45	-DB(5)
	12	+DB(6)		46	-DB(6)
	13	+DB(7)		47	-DB(7)
	14	+DB(P)		48	-DB(P)
	15	GROUND		49	GROUND
	16	DIFFSENS		50	GROUND
	17	TERMPWR		51	TERMPWR
	18	TERMPWR		52	TERMPWR
	19	RESERVED		53	RESERVED
	20	GROUND		54	GROUND
	21	+ATN		55	-ATN
	22	GROUND		56	GROUND
	23	+BSY		57	-BSY
	24	+ACK		58	-ACK
	25	+RST		59	-RST
	26 27	+MSG +SEL		60	-MSG -SEL
	27	+SEL +C/D		61 62	-SEL -C/D
	28 29	+C/D +REQ		62	-C/D -REQ
	29 30	+REQ +I/O		63	-REQ -I/O
	30 31	+1/O +DB(8)		64 65	-1/O -DB(8)
	31	+DB(8) +DB(9)		66	-DB(8) -DB(9)
(*Note: Please refer	33	+DB(3) +DB(10)		67	-DB(10)
	33	+DB(10) +DB(11)		68	-DB(10)
to Appendix C for	04	100(11)			00(11)
Software					
installation.)					

to Appendix C for Software installation.)



## Chapter 3 Troubleshooting

## 3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the 'Technical Support Procedures' and/or refer to the section regarding 'Returning Merchandise for Service in this chapter. <u>Always disconnect the AC power cord before adding, changing or installing any hardware components</u>.

#### **Before Power On**

- 1. Check that the +5v standby LED is not lit (LE2 on motherboard).
- 2. Make sure the 4-pin 12v power connector at J21 is connected to your power supply.
- 3. Make sure no short circuits exist between the motherboard and chassis.
- 4. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard and mouse.
- 5. Remove all add-on cards.
- Install a CPU and heatsink (making sure it is fully seated) and connect the chassis speaker and the power LED to the motherboard. Check all jumper settings as well.

#### **No Power**

- 1. Make sure no short circuits exist between the motherboard and the chassis.
- 2. Verify that all jumpers are set to their default positions.
- 3. Check that the 115V/230V switch on the power supply is properly set.
- 4. Turn the power switch on and off to test the system.
- The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.

#### \*Warning: Do not use a wrong type of onboard CMOS battery or install the battery upside down to avoid possible explosion.

#### No Video

- 1. If the power is on but you have no video, remove all the add-on cards and cables.
- 2. Use the speaker to determine if any beep codes exist. Refer to Appendix A for details on beep codes.
- 3. There is no vedio display if the process of ECC Memory initialialization is not completed. (Refer to the note on Page 3-2).

**NOTE:** If you are a system integrator, VAR or OEM, a POST diagnostics card is recommended. For I/O port 80h codes, refer to Appendix B.

#### **Memory Errors**

- 1. Make sure the DIMM modules are properly and fully installed.
- You should be using unbuffered ECC/Non ECC DDR memory (see next page). Also, it is recommended that you use the same memory speed for all DIMMs in the system. <u>See Section 2-4 for memory limitations</u>.
- 3. Check for bad DIMM modules or slots by swapping modules between slots and noting the results.
- 4. Check the power supply voltage 115V/230V switch.

(\*Note: The Intel 7210 Canterwood ES chip supports non-ECC or ECC Unbuffered memory. If ECC memory is installed, the ECC bits need to be initialized via BIOS before normal operation. For a 4 GB-Memory and 2.4-GHz P4 system, it will take about 65 seconds for all the ECC bits to be initialized before any video displays. Since ECC initialization takes time, the Watch Dog Timer Select needs to be set to a time longer than what the ECC initialization will take.)

#### Losing the System's Setup Configuration

- Make sure that you are using a high quality power supply. A poor quality power supply may cause the system to lose CMOS setup information. Refer to Section 1-6 for details on recommended power supplies.
- 2. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
- 3. If the above steps do not fix the Setup Configuration problems, contact your vendor for repair.

## **3-2 Technical Support Procedures**

Before contacting Technical Support, please take the following steps. Also, note that as a motherboard manufacturer, Supermicro does not sell directly to end-users, so it is best to first check with your distributor or reseller for troubleshooting services. They should know of any possible problem(s) with the specific system configuration that was sold to you.

 Please go through the 'Troubleshooting Procedures' and 'Frequently Asked Questions' (FAQs) sections in this chapter or see the FAQs on our web site (http://www.supermicro.com/techsupport.htm) before contacting Technical Support.

2. BIOS upgrades can be downloaded from our web site at http://www.supermicro.com/techsupport/download.htm.

#### <u>Note: Not all BIOS can be flashed, it depends on the modifications to the boot block code.</u>

- 3. If you still cannot resolve the problem, please make sure to have the following information ready when contacting Supermicro for technical support:
  - •Motherboard model and PCB revision number
  - •BIOS release date/version (this can be seen on the initial display when your system first boots up)

•System configuration

An example of a Technical Support form is posted on our web site at http://www.supermicro.com/techsupport/contact\_support.htm.

 Distributors: For immediate assistance, please have your account number ready when contacting our technical support department by e-mail at support@supermicro.com or by fax at (408) 503-8019.

## 3-3 Frequently Asked Questions

#### Question: What type of memory does my motherboard support?

**Answer:** The P4SC8/P4SCi supports up to 4 GB of ECC/non-ECC, **unbuffered** DDR2-400, DDR-333/266, two-way interleaved SDRAM. <u>See Section</u> 2-4 for details on installing memory.

#### Question: How do I update my BIOS?

**Answer:** It is recommended that you <u>not</u> upgrade your BIOS if you are not experiencing problems with your system. Updated BIOS files are located on our web site at http://www.supermicro.com/techsupport/BIOS/bios.htm. Please check our BIOS warning message and the information on how to update your BIOS on our web site. Also, check the current BIOS revision and make sure it is newer than your current BIOS before downloading. Select your mainboard model and download the BIOS file to your computer. Unzip the BIOS update file and you will find the readme.txt (flash instructions), the awdflash.exe (BIOS flash utility) and the BIOS image (xxxx.bin) files. Copy these files onto a bootable floppy and reboot your system. It is not necessary to set the BIOS boot block protection jumpers on the mainboard. At the DOS prompt upon rebooting, enter the command "awdflash." Then type in the BIOS file that you want to update (xxxx.bin), or use the EXE file which will do an auto flash for you.

#### Question: What's on the CD that came with my motherboard?

**Answer:** The supplied compact disc has quite a few drivers and programs that will greatly enhance your system. We recommend that you review the CD and install the applications you need. Applications on the CD include chipset drivers for Windows and security and audio drivers.

## Question: I see some of my PCI devices sharing IRQs, but the system seems to be fine. Is this correct or not?

**Answer:** Some PCI Bus Mastering devices can share IRQs without performance penalties. These devices are designed to work correctly while sharing IRQs. See Table 3-1, below, for details on shared IRQs.

#### Table 3-1. P4SC8/P4SCi IRQs

PCI-X 1 shares an IRQ with the System Management Bus, USB 2.0 PCI-X 2 shares an IRQ with the System Management Bus, USB 2.0 PCI 1 shares an IRQ with LAN2 (82541), USB PCI 2 shares an IRQ with Onboard VGA, USB

\*Assumes USB 2.0 drivers have not been installed.

# Question: How do I connect the ATA100/66 cable to my IDE device(s)?

**Answer:** The 80-wire/40-pin high-density ATA100/66 IDE cable that came with your system has two connectors to support two drives. This special cable must be used to take advantage of the speed the ATA100/66 technology offers. **Connect the blue connector to the onboard IDE header and the other connector(s) to your hard drive(s).** Consult the documentation that came with your disk drive for details on actual jumper locations and settings.

## 3-4 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton, and mailed prepaid or hand-carried. Shipping and handling charges will be applied for all orders that must be mailed when service is complete.

This warranty only covers normal consumer use and does not cover damages incurred in shipping or from failure due to the alteration, misuse, abuse or improper maintenance of products.

During the warranty period, contact your distributor first for any product problems.

Notes

## Chapter 4 BIOS

## 4-1 Introduction

This chapter describes the AwardBIOS for the P4SC8/P4SCi. The Award ROM BIOS is stored in a Flash chip and can be easily upgraded using a floppy disk-based program.

**Note:** Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual. Refer to the Manual Download area of our web site for any changes to BIOS that are not reflected in this manual.

#### System BIOS

The BIOS is the Basic Input Output System used in all IBM<sup>®</sup> PC, XT<sup>TM</sup>, AT<sup>®</sup>, and PS/2<sup>®</sup> compatible computers. The AwardBIOS Flash chip stores the system parameters, such as amount of memory, type of disk drives and video displays, etc. CMOS requires very little power. When the computer is turned off, a back-up battery provides power to the BIOS Flash chip, enabling it to retain the system parameters. Each time the computer is powered-on, the computer is then configured with the values stored in the BIOS ROM by the system BIOS, which gains control when the computer is powered on.

#### How To Change the Configuration Data

The CMOS information that determines the system parameters may be changed by entering the BIOS Setup utility. This Setup utility can be accessed by pressing <Del> at the appropriate time during system boot.

#### Starting the Setup Utility

Normally, the only visible POST (Power On Self Test) routine is the memory test. As the memory is being tested, press the <Delete> key to enter the main menu of the BIOS Setup utility. From the main menu, you can access the other setup screens, such as the Chipset and Power menus. Section 4-3 gives detailed descriptions of each parameter setting in the Setup utility.

## 4-2 Running Setup

\*Optimal default settings are in bold text unless otherwise noted.

The BIOS setup options described in this section are selected by choosing the appropriate text from the Main BIOS Setup screen. All displayed text is described in this section, although the screen display is often all you need to understand how to set the options (see on next page).

When you first power on the computer, the AwardBIOS  $\ensuremath{^{\text{M}}}$  is immediately activated.

While the BIOS is in control, the Setup program can be activated in one of two ways:

- 1. By pressing <Del> immediately after turning the system on, or
- When the following message appears briefly at the bottom of the screen during the POST (Power On Self-Test), press the <Del> key to activate the Main Setup Menu.

Press DEL to enter SETUP

## 4-3 Main BIOS Setup

All Main Setup options are described in this section. The Main BIOS Setup screen is displayed below.

Use the <Up> <Down> arrow keys or the <Tab> key to move among the different settings in the above menu.

Press the <Esc> key to exit the CMOS Setup Menu and use the <Left> <Right> arrow keys to enter the other categories of BIOS settings. The next section is described in detail to illustrate how to navigate through the menus.

## Main BIOS Setup Menu

Time (Marmass) Legacy Diskette B Legacy Diskette B I DE Channel 8 Haster I DE Channel 1 Haster I DE Channel 1 Haster I DE Channel 2 Haster I DE Channel 2 Haster I DE Channel 2 Haster I DE Channel 2 Haster	Fil 144 1 58 1.441, 8.5 in.3 [hone] None] None] None] None] None] None] None] None] Science Science Science	Iten Help Henu Level Change the day, month, year and century
---	--	---

#### Date/Time

Set the system date and time. Key in the correct information in the "mm", "dd" and "yy" fields. Press the "Enter" key to save the data.

#### Legacy Diskette A

This setting allows the user to set the type of floppy disk drive installed as diskette A. The options are "None", "360Kb, 5.25 in", "1.2MB, 5.25 in", "720Kb, 3.5 in", **"1.44 MB, 3.5 in"**, and "2.88MB 3.5 in".

#### Legacy Diskette B

This setting allows the user to set the type of floppy disk drive installed as diskette B. The options are **"None"**, "360Kb, 5.25 in", "1.2MB, 5.25 in", "720Kb, 3.5 in", "1.44 MB, 3.5 in", and "2.88MB 3.5 in".

## ► IDE Channel 0 Master/Slave, IDE Channel 1 Master/Slave, IDE Channel 2 Master, IDE Channel 3 Master

These settings allow the user to set the parameters of the IDE Channel 0 Master/Slave, IDE Channel 1 Master/Slave, IDE Channel 1 Master/Slave, IDE Channel 2 Master, IDE Channel 3 Master slots. Hit <Enter> to activate the sub-menu screen for detailed options of these items. Set the correct configurations accordingly.

#### **IDE HDD Auto-Detection**

This option allows the user to determine the manner in which the AwardBIOS sets the settings for the IDE Primary Master Device. The options are "None", "Auto" and "Manual."

# IDE Channel 0 Master/Slave, IDE Channel 1 Master/Slave, IDE Channel 2 Master, IDE Channel 3 Master

Press the <Auto> key to activate the function of 'IDE HDD Auto-Detection", which will allow the BIOS to automatically detect the status of the IDE HDD installed in the system, such as the size, the number of cylinders, the configurations of items such as Head, Precomp, Landing Zone and Sector. The options are "None", "Auto", and "Manual."

#### Access Mode

This item determines the location through which the AwardBIOS accesses the IDE Primary Master Device. The settings are "CHS", "LBA", "Large", and "Auto".

#### Base Memory/Extended Memory/Total Memory

These are displays that inform you how much of each type of memory is recognized as being present in the system.

## 4-4 Advanced BIOS Setup

Choose Advanced BIOS Setup from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display. Select one of the items in the left frame of the screen to go to the sub screen for that item. Advanced BIOS Setup options are displayed by highlighting the option using the arrow keys. All Advanced BIOS Setup options are described in this section.

Finan Advanced Structure Finance User File	Iten Help
<ul> <li>Eduamord Chipset Control</li> <li>Chipsele Configuration</li> <li>Chipsele Configurations</li> <li>Console Redirection</li> <li>Hardware Nonitor</li> <li>Processor &amp; Clock Option</li> </ul>	Henu Level >
*4**: Hove Enter:Select */~/PU/FD:Ualue F18:Save   F5:Previous Values F6:Fail-Safe Defaults F	ESC:Exit F1:General Help 7:Optimized Defaults

## 4-4.1 Advanced BIOS Features

When the item of Advanced BIOS Features is highlighted, press the <Enter> key to activate the screen below:

Cuick Ecot Guiet Boot	(Enabled)	Manual Annual Alb
SCRI Function ACRI Suspend Type APIC Hode TRS Version Control Parton After Part-Fail	(Enabled) (Enabled) (Silenabled) (Enabled) (1.4) (Former-Sts)	Henw Level +> Allows the system to this certain tests while booting. This will decrease the this needed to boot the system

#### **Quick Boot**

If enabled, this feature allows the system to skip certain tests while booting. This will decrease the time needed to boot the system. The settings are "**Enabled**" and "Disabled".

#### **Quiet Boot**

This feature allows the user to activate the function of "Quiet Boot". The options are: "Enabled" and "Disabled".

#### ACPI Function

Select "Enabled" to activate the function of BIOS Support for Advanced Configuration and Power Interface features. The settings are "**Enabled**" or "Disabled".

#### **ACPI Suspend Type**

If enabled, the option allows the user to determine the ACPI Suspend type. The options are **"S1(POS)"**, "S3(STR)", and S1&S3.

#### APIC Mode

This setting allows you to **Enable** or Disable APIC. APIC is used to assign interrupt signals to a specific processor on multi-processor system and provides IRQs beyond the conventional 16 under Windows 2000 or XP. It has no effect on single processor systems.

#### **MPS Version Control**

This setting allows you to state the MPS version for your operating system. Options are "1.1" and "1.4".

#### **PWRON After PWR-Fail**

This setting allows the user to specify how the system will respond when power is reapplied after the system has gone down due to a power failure. The options are "Off", "On" and "Former-Sts (Former Status)".

## 4-4.2 Advanced Chipset Control

Access the submenu to make changes to the following settings.

Advanced Chipset Control	Iten Help
BCC Confic CSR LAPI (bigs-LAPI)     [Enabled]       sex Da-Chip Serial ATR Setting (MC) Serial ATR Ports Hode Serial ATR Ports Hode CSE 2.9 Controller USE Controller USE KD Wate-Up Fron SS     [Enabled] CPU THRN-Throttling       CPU THRN-Throttling     [75.003]	Henu Level ++ This setting lets go enable or disable DOC

#### ECC Configuration

This setting allows you to enable or disable ECC (Error Correction and Checking). The options are **"ECC"** and "Non-ECC".

#### CSA LAN (Giga-LAN)

Select "Enabled" to activate the function of CSA LAN. The options are "Enabled" and "Disabled".

#### SATA Mode

This setting allows you to set the SATA Mode RAID via BIOS. The options are "RAID" and "IDE".

#### **On-Chip Serial ATA**

This setting allows you to configure On-Chip Chipset Configurations. Select "Disabled" to disable SATA controller. If "Auto" is selected, BIOS will automatically configure the settings for SATA controller. Select "Combined Mode" to combine the functionality of Parallel ATA (PATA) and Serial ATA(SATA) (\* with the maximum of two IDE drives available for each channel.) If "Enhanced Mode" is selected, both SATA and PATA are supported (\*with the maximum of 6 IDE drives available.) If "SATA Only" is selected, SATA will operate in the Legacy Mode. The options are Disabled, **Auto,** Combined Mode, Enhanced Mode, and SATA only.

#### Serial ATA Port0/1 mode

This setting allows you to configure Serial ATA Port0/1 modes.The options are **Primary Master**, Primary Slave, Secondary Master, Secondary Slave, SATA0 Master and SATA1 Master.

#### USB Controller

This setting allows you to enable or disable the USB Controller. The options are **Enabled**, and Disabled.

#### USB 2.0 Controller

This setting allows you to enable or disable USB 2.0 (EHCI) Controller. The options are **Enabled**, and Disabled.

#### **USB Legacy Support**

This setting allows you to enable or disable the functions of USB, Keyboard/ Mouse under POST and DOS. The options are **Disabled**, and Enabled.

#### **CPU THRM-Throttling**

THRM throttling is used to lower power consumption and reduce the heat generated by the CPU. The options for this setting are "87.5%", **"75%**", "62.5%", "50%", "37.5%", "25%' and "12.5%".

## 4-4.3 I/O Device Configuration

Choose I/O Device Configuration from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display:

I/O Device Co	figuration	Iten Help
KBC input clock Dhboard Serial Port 1 Ohboard Serial Port 2 UMBT hode Select BuD, ToO Active IB Transmission Delay UR2 Dujew hode USE IR Pins Parallel Port Hode DP Hode Select DO Hode Select DO Hode Des Char Watch Dog Timer Select POMER ON Function IB Power ON Password Hot Rev Power ON	(0.0000 2010/10000 2010/2010 2010 2010/2010 2010/2010 2010/2010 2010/2	Henu Level DD

#### Keyboard Input Clock

This setting allows to you set the speed of the keyboard. The options are 6 MHz,  ${\bf 8}$  MHz, 12 MHz, and 16 MHz.

#### **Onboard Serial Port1/Onboard Serial Port2**

This setting allows the user to set the address and the corresponding IRQ for the Serial Port1 and Serial Port 2. The options are "Disabled", "3F8/IRQ4", "2F8/IRQ3", "3E8/IRQ4", "2E8/IRQ3", and "Auto". The default setting for Serial Port1 is "**3F8/IRQ4**" and the default for Port 2 is "**2F8/IRQ3**".

#### UART Mode Select

This setting allows the user to select the UART mode for the BIOS. The options are "IrDA", "ASKIR" and "Normal".

#### RxD, TxD Active

This allows the user to change the settings for the "RxD, TxD Active" function. The options are "Hi, Hi", "**Hi, Lo**", "Lo, Hi", and "Lo, Lo".

#### **IR Transmission Delay**

If "Enabled", the transmission of IR (infrared) signals will be delayed. The options are "**Enabled**" and "Disabled".

#### UR2 Duplex Mode

This setting set the mode for the UR2 Duplex Mode. The options are "Full" and "Half".

#### Use IR Pins

This item sets the usage of the IR pins. The options are "RxD2, TxD2" and "IR-Rx2Tx2".

#### Onboard Parallel Port

This setting allows the user to set the address and the corresponding IRQ for the onboard parallel port. The options are "Disabled", "**378/IRQ7**", "278/ IRQ5" and "3BC/IRQ7".

#### Parallel Port Mode

This setting sets the mode for the onboard Parallel port. The options are "**SPP**," "EPP", "ECP" "ECP+EPP" and "Normal".

#### EPP Mode Select

This setting allows the user to select the EPP port type. The options are "EPP 1.9" and "EPP 1.7".

#### ECP Mode Use DMA

This setting allows the user to select the DMA channel for the ECP mode (port) to use. The options are "1" and "3".

#### Watch Dog Timer Select

This setting allows you to select the setting for the Watch Dog Timer. The Options are "**Disabled**", "10 Sec", "20 Sec", "30 Sec", "40 Sec", "I min", "2 min",and "4 min".

#### **Power On Function**

This setting allows the user to decide which method to use to power on the system. The options are "Password", "Hot Key", "Mouse Left", "Mouse Right", "Any Key", and "**Button Only**".

#### **KB** Power On Password


This setting allows the user to enter the Password when the system is powered on via keyboard.

#### Hot Key Power On

This setting allows the user to decide which hot-keys to use in order to power on the system. The options are "**Ctrl-F1**", "Ctrl-F2, Ctrl-F3", "Ctrl-F4", "Ctrl-F5", "Ctrl-F6", "Ctrl-F7", "Ctrl-F8", "Ctrl-F9", "Ctrl-F10", "Ctrl-F11" and "Ctrl-F8".

#### 4-4.4 PnP Configuration

Choose PCI/PnP Configurations from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display:



#### **PnP OS Install**

Enter "Yes" if are you are using an OS that is PnP (Plug and Play) - compatible. Enter "**No**" if your OS does not support PnP.

#### **Reset Configuration Data**

Enabling this setting resets the extended system configuration data when you exit setup. Do this when you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the OS cannot reboot the system. The options are "Enabled" and "**Disabled**".

#### **Resources Controlled By**

This setting allows BIOS to automatically configure all boot and Plug and Play compatible devices. If you choose Auto, you cannot select the IRQ, DMA and memory base address fields because BIOS automatically assigns them. The options are "**Auto <ESCD>**" and "Manual".

#### **Onboard CSA LAN Boot**

Select "Enabled" to enable the Boot ROM embedded in the Onboard CSA LAN Chip. The options are: "Enabled" and "**Disabled**".

### 4-4.5 Console Redirection

Choose Console Redirection from the Award BIOS main menu with the Left/ Right arrow keys. You should see the following display:



#### **Console Redirection**

Select "Enabled" to redirect Console via COM Port. Select "Disabled" to redirect Console when the keyboard is absent. The options are: "Enabled" and "**Disabled**".

#### Agent Connect Via

This feature allows the user to set the connection mode for Console Redirection. When "Null" is entered, Console Redirection will be set to direct connection.

#### Agent Wait Time

This feature allows the user to set the timeout for the connection. The options are "1 (Min)", "2 (Min)", "4 (Min)" and "8 (Min)".

#### Agent after Boot

Select "Disabled" to allows the Agent of Console Redirection to continue running after OS bootup. The Options are "Enabled", and "**Disabled**".

### 4-4.6 Hardware Monitor

Choose Hardware Monitor from the Award BIOS main menu with the Left/ Right arrow keys. You should see the following display:

Hardware Nonitor	Iten Help
CHU Uses ing Texperature (MSERIENDED) CUrrent System Temp. CPU Texperature CPU FRM Speed Chassis FM2 Spe	Henu Level System will alert upon reaching a user defined temperature setting.

#### **CPU Warning Temperature**

This allows you to set the CPU warning temperature. If the CPU temperature reaches this threshold, an alarm will activate and a warning message will be displayed onscreen. The options are "Disabled", " $60^{\circ}$  C/140° F", " $65^{\circ}$  C/149° F", " $70^{\circ}$  C/158° F", "**75°** C/167° F", " $80^{\circ}$  C/176° F" and " $85^{\circ}$  C/185° F".

## 4-4.7 Processor & Clock Options

Processor & Clock Option		Iten Help	
linit CPUID HallVal	[Disabled]	Hens Level ++	
Aper-Threading Techn	ology[Enabled]		
PU Clock	[Dissbled] [100fHz]		
PU Clock	CloonHz)		

#### Limit CPUID MaxVal

This feature allows the user to set the limit for the CPUID Maximum Value. The value can be set from 1 to 3. The options are "Enabled" and "Disabled". (\*For Windows XP, the option should be set to "Disabled.")

#### Hyper-Threading Technology

Select "Enabled" to activate the hyper-threading function of the CPUs to make each CPU appear as if there were two CPUs to any programs that support it (you must have OS support also). The settings are "Disabled" and "Enabled."

#### **CPU Clock Ratio**

Key in a number between 8x to 50x to set the clock ratio of the processor. The default setting is **8x.** (\*8x is only available for retail CPUs.)

#### Spread Spectrum

Spread Spectrum is a technique used to stablize a system by reducing the level of ElectroMagnetic Interference. The options are "Enabled" and "**Disabled**".

#### **CPU Clock**

Key in a number between 100 and 233 to set the CPU clock (MHz). Supermicro does not recommend or make any guarantees with CPU overclocking. The default setting is "**200 MHz**".

## 4-5 Security

Choose Security from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display:

Set User Password Password Dieck	[Setup]	Item Help Menu Level + Change-Set-Disable Password
+**:Hove Enter:Select +	Z=ZPUZPD:Ualus F10:Save	ESCIENTE Fligeneral H

#### Set Supervisor Password

When the item "Set Supervisor Password" is highlighted on the above screen, press the <Enter> key. When prompted, type the Supervisor Password in the dialogue box to set or to change the Supervisor Password.

#### Set User Password


When the item "Set User Password" is highlighted on the above screen, press the <Enter> key. When prompted, type the User Password in the dialogue box to set or to change the User Password.

#### **Password Check**

This setting allows the user to determine if the password is required every time when the system boots up or if the password is required only when you enter the CMOS setup. The options are "System" and "**Setup**".

## 4-6 Boot

Choose Boot from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display:



#### Removable Device Priority

This setting allows you to set the priority of removable devices. The options are **"Floppy Disks"**, "LS120", "Zip 100", "USB-FDD0", "USB-FDD1", "USB-ZIP0", and "USB-ZIP1".

#### Hard Disk Boot Priority

This item allows the user to select the Boot Priority of the following Hard Disk Devices: 1. Pri Master:, 2. Pri Slave:, 3. Sec Master:, 4. Sec Slave:, 5. USBHDD0:, 6. USBHDD1:, 7. USBHDD2:, and Bootable Add-In cards.

#### CD ROM Drives Boot Priority

This item allows the user to specify the boot sequence of the available CD ROM Devices.

#### First Boot Device

This item allows the user to set the first boot-up device. The options are "Removable", "Hard Disks", "CDROM", "Legacy LAN", and "Disabled".

#### Second Boot Device

This item allows the user to set the second boot-up device. The options are "Removable", "Hard Disks", "CDROM", "Legacy LAN", and "Disabled".

#### Third Boot Device

This item allows the user to set the Third boot-up device. The options are "Removable", "Hard Disks", "CDROM", "Legacy LAN", and "Disabled".

#### **Boot Other Device**

If enabled, this option enables the BIOS to load the OS from another device rather than the ones that have been specified as the first, second and third boot up devices. The settings are "**Enabled**" and "Disabled".

## 4-7 Exit

Choose Exit from the Award BIOS main menu with the Left/Right arrow keys. You should see the following display:

Save & Exit Setup	Iten Help
Exis Without Saving Load Optimized Defaults Load Optimized Defaults Discard Changes	Menu Level > Save Data to CMOS

#### Save & Exit Setup

When the item "Save & Exit Setup" is highlighted, press <Enter> to save the changes you've made in the BIOS program (CMOS) and exit. Your system should, then, continue with the boot-up procedure.

#### **Exit without Saving**

When the item "Exit without Saving" is highlighted, press <Enter> to exit the Setup routine without saving any changes you may have made. Your system should then continue with the boot-up procedure.

#### Load Fail-Safe Defaults

Highlight this item and hit <Enter> to load the default settings for all items in the BIOS Setup. These are the safest settings to use.

#### Load Optimized Defaults

Highlight this item and hit <Enter> to load the optimized settings for all items in the BIOS Setup. These settings provide you with optimal system performance.

### **Discard Changes**

When the item "Discard Changes" is highlighted, press <Enter> to discard any changes you made to the BIOS settings and to stay in BIOS Setup. Your system should then continue with the boot-up procedure.

## Appendix A BIOS POST Messages

During the Power-On Self-Test (POST), the BIOS will check for problems. If a problem is found, the BIOS will activate an alarm or display a message. The following is a list of such BIOS messages.

Beeps 1 long beep 1 long beep+2 short beeps Error Messages Memory Modules Errors VGA Errors Notes

## Appendix B: Award BIOS POST Codes

This section lists the POST (Power On Self Testing) Codes for the Award BIOS.

POST (hex)	Description
CFh	Test CMOS R/W functionality.
C0h	Early chipset initialization:
	-Disable shadow RAM
	-Disable L2 cache (socket 7 or below)
	-Program basic chipset registers
C1h	Detect memory
	-Auto-detection of DRAM size, type and ECC.
	-Auto-detection of L2 cache (socket 7 or below)
C3h	Expand compressed BIOS code to DRAM
C5h	Call chipset hook to copy BIOS back to E000 & F000 shadow
	RAM.
0h1	Expand the Xgroup codes locating in physical address 1000:0
02h	Reserved
03h	Initial Superio_Early_Init switch.
04h	Reserved
05h	1. Blank out screen
	2. Clear CMOS error flag
06h	Reserved
07h	1. Clear 8042 interface
	2. Initialize 8042 self-test
08h	1. Test special keyboard controller for Winbond 977 series Super
	I/O chips.
	<ol><li>Enable keyboard interface.</li></ol>
09h	Reserved
0Ah	<ul> <li>Disable PS/2 mouse interface (optional).</li> </ul>
	<ul> <li>Auto detect ports for keyboard &amp; mouse followed by a port &amp; interface swap</li> </ul>
	(optional).
	<ul> <li>Reset keyboard for Winbond 977 series Super I/O chips.</li> </ul>
0Bh	Reserved
0Ch	Reserved
0Dh	Reserved
0Eh	Test F000h segment shadow to see whether it is R/W-able or not. If
	test fails, keep beeping the speaker.

#### 0Fh Reserved 10h Auto detect flash type to load appropriate flash R/W codes into the run time area in F000 for ESCD & DMI support. 11h Reserved 12h Use walking 1's algorithm to check out interface in CMOS circuitry. Also set real-time clock power status, and then check for override. 13h Reserved 14h Program chipset default values into chipset. Chipset default values are MODBINable by OEM customers. 15h Reserved Initial Early\_Init\_Onboard\_Generator switch. 16h 17h Reserved 18h Detect CPU information including brand, SMI type (Cyrix or Intel) and CPU level (586 or 686). 19h Reserved 1Ah Reserved 1Bh Initial interrupts vector table. If no special specified, all H/W interrupts are directed to SPURIOUS INT HDLR & S/W interrupts to SPURIOUS\_soft\_HDLR. 1Ch Reserved 1Dh Initial EARLY\_PM\_INIT switch. 1Eh Reserved 1Fh Load keyboard matrix (notebook platform) 20h Reserved 21h HPM initialization (notebook platform) 22h Reserved 23h 1. Check validity of RTC value: e.g. a value of 5Ah is an invalid value for RTC minute. 2. Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead. 3. Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information. 4. Onboard clock generator initialization. Disable respective clock resource to empty PCI & DIMM slots. 5. Early PCI initialization: -Enumerate PCI bus number -Assign memory & I/O resource -Search for a valid VGA device & VGA BIOS, and put it into C000:0. 24h Reserved 25h Reserved 26h Reserved 27h Initialize INT 09 buffer 28h Reserved 29h Program CPU internal MTRR (P6 & PII) for 0-640K memory address. • Initialize the APIC for Pentium class CPU. • . Program early chipset according to CMOS setup. Example: onboard IDE controller. Measure CPU speed. . Invoke video BIOS. • 2Ah Reserved 2Bh Reserved

#### POST (hex) Description

2Ch

Reserved

2Dh       1. Initialize multi-language         2. Put information on screen display, including Award title, CPU type, CPU         speed         2Eh       Reserved         30h       Reserved         30h       Reserved         31h       Reserved         33h       Reserved         33h       Reserved         35h       Reserved         36h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         39h       Reserved         30h       Reserved         31h       Reserved         32h       Reserved         33h       Reserved         34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         30h       Reserved         31h       Reserved         32h       Reserved         33h       Reserved         34h       Reserved         35h       Reserved	POST (hex)	Description
speedspeed2EhReserved30hReserved30hReserved31hReserved32hReserved33hReserved34hReserved35hReserved36hReserved37hReserved38hReserved39hReserved39hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved30hReserved40hTest 8259 interrupt mask bits for channel 1.31hReserved41hReserved42hReserved43hTest 8259 functionality.44hReserved45hReserved45hReserved46hReserved47hInitialize EISA slot48hReserved49h1. Cacluate total memory by testing the last double word of each 64K page.2. Program Writes allocation for AMD K5 CPU.40hReserved40hReserved40hReserved40h </td <td>2Dh</td> <td></td>	2Dh	
2Eh       Reserved         2Fh       Reserved         3Dh       Reserved         3Dh       Reserved         31h       Reserved         32h       Reserved         33h       Reserved         34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         39h       Reserved         30h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         31F       Reserved         42h       Reserved		
2Fh     Reserved       30h     Reserved       31h     Reserved       32h     Reserved       33h     Reserved       34h     Reserved       35h     Reserved       36h     Reserved       37h     Reserved       38h     Reserved       39h     Reserved       38h     Reserved       39h     Reserved       30h     Reserved       40h     Test 8259 interrupt mask bits for channel 1.       31h     Reserved       42h     Reserved       43h     Test 8259 functionality.       44h     Reserved       45h     Reserved       46h     Reserved       47h     Initialize EISA slot       48h     Reserved       49h     1. Calculate total memory by testing the last double word of each 64K page.       2. Program writes allocation for AMD K5 CPU. <t< td=""><td>251</td><td>1</td></t<>	251	1
30h       Reserved         31h       Reserved         32h       Reserved         33h       Reserved         34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         39h       Reserved         39h       Reserved         39h       Reserved         30h       Reserved         31h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         31h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K pa		
31h       Reserved         32h       Reserved         33h       Reset keyboard except Winbond 977 series Super I/O chips.         34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         38h       Reserved         39h       Reserved         39h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         37h       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 interrupt mask bits for channel 2.         44h       Reserved         45h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot      <		
32h       Reserved         33h       Reserved         35h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         38h       Reserved         41h       Reserved         42h       Reserved         43h       Test 8259 interrupt mask bits for channel 2.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h		
33h       Reset keyboard except Winbond 977 series Super I/O chips.         34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         39h       Reserved         39h       Reserved         39h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         39h       Reserved         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.		
34h       Reserved         35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         38h       Reserved         38h       Reserved         38h       Reserved         38h       Reserved         38h       Reserved         39h       Reserved         30h       Reserved         31h       Reserved         32h       Test 8259 interrupt mask bits for channel 1.         37h       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.       4         41h       Reserved         42h       Reserved         42h       <		
35h       Reserved         36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         30h       Reserved         40h       Test 8259 interrupt mask bits for channel 1.         31h       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Dh       Reserved		
36h       Reserved         37h       Reserved         38h       Reserved         39h       Reserved         3Ah       Reserved         3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Dh       Reserved		
37h       Reserved         38h       Reserved         39h       Reserved         3Ah       Reserved         3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 interionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Dh       Reserved         4Dh       Reserved         4Dh       Reserved         4Dh       Reserved         4Dh       Reserved         4Dh       Reserved         50h       I		
38h       Reserved         39h       Reserved         3Ah       Reserved         3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize the APIC for P6 class CPU.       4.         4Fh       Reserved         4Eh       1. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable range.         3. Initialize USB       51h         51h </td <td></td> <td></td>		
39h       Reserved         3Ah       Reserved         3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         43h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize ISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Dh       Reserved         4Dh       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU      <		
3Ah       Reserved         3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of MI CPU         2. Initialize the APIC for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable range.         3. Initialize the SIS       SIS         50h       Initialize USB      1		
3Bh       Reserved         3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize tL2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved<		
3Ch       Test 8254         3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Dh       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize the APIC for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable range.         3. Initialize the APIC for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved       50h         51h       Reserved		
3Dh       Reserved         3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)	-	
3Eh       Test 8259 interrupt mask bits for channel 1.         3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable range.         3. Initialize US       1. Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP log		
3Fh       Reserved         40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable range.         3. Initialize the APIC for P6 class CPU.       4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved       50h         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extende	-	
40h       Test 8259 interrupt mask bits for channel 2.         41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-procesor platform)	-	
41h       Reserved         42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h		
42h       Reserved         43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Dh       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize L2 cache for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. E	-	
43h       Test 8259 functionality.         44h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
44h       Reserved         45h       Reserved         45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
45h       Reserved         46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page. 2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
46h       Reserved         47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page. 2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization       2. Early ISA PnP initialization		
47h       Initialize EISA slot         48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page. 2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization	-	
48h       Reserved         49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization	-	
49h       1. Calculate total memory by testing the last double word of each 64K page.         2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization       2. Early ISA PnP initialization		
2. Program writes allocation for AMD K5 CPU.         4Ah       Reserved         4Bh       Reserved         4Ch       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization       2. Early ISA PnP initialization	-	
4Bh       Reserved         4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization	-	2. Program writes allocation for AMD K5 CPU.
4Ch       Reserved         4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
4Dh       Reserved         4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
4Eh       1. Program MTRR of M1 CPU         2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization       2.	-	
2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable range.         3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization       2. Early ISA PnP initialization		
3. Initialize the APIC for P6 class CPU.         4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization	4Eh	2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable
4. On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical.         4Fh       Reserved         50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization		
cacheable ranges between each CPU are not identical.           4Fh         Reserved           50h         Initialize USB           51h         Reserved           52h         Test all memory (clear all extended memory to 0)           53h         Reserved           54h         Reserved           55h         Display number of processors (multi-processor platform)           56h         Reserved           57h         1. Display PnP logo           2. Early ISA PnP initialization		
4Fh     Reserved       50h     Initialize USB       51h     Reserved       52h     Test all memory (clear all extended memory to 0)       53h     Reserved       54h     Reserved       55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization		
50h       Initialize USB         51h       Reserved         52h       Test all memory (clear all extended memory to 0)         53h       Reserved         54h       Reserved         55h       Display number of processors (multi-processor platform)         56h       Reserved         57h       1. Display PnP logo         2. Early ISA PnP initialization	4Fh	6
51h     Reserved       52h     Test all memory (clear all extended memory to 0)       53h     Reserved       54h     Reserved       55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization		
52h     Test all memory (clear all extended memory to 0)       53h     Reserved       54h     Reserved       55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization		
53h     Reserved       54h     Reserved       55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization	-	
54h     Reserved       55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization		
55h     Display number of processors (multi-processor platform)       56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization		
56h     Reserved       57h     1. Display PnP logo       2. Early ISA PnP initialization	-	
57h 1. Display PnP logo 2. Early ISA PnP initialization		
2. Early ISA PnP initialization		
	2711	

501	Desembled
58h	Reserved
59h	Initialize the combined Trend Anti-Virus code.
5Ah	Reserved
5Bh	(Optional Feature)
	Show message for entering AWDFLASH.EXE from FDD (optional)
5Ch	Reserved
5Dh	1. Initialize Init_Onboard_Super_IO switch.
	2. Initialize Init_Onboard_AUDIO switch.
5Eh	Reserved
5Fh	Reserved
60h	Okay to enter Setup utility; i.e. not until this POST stage can users
	enter the CMOS setup utility.
61h	Reserved
62h	Reserved
63h	Reserved
64h	Reserved
65h	Initialize PS/2 Mouse
66h	Reserved
67h	Prepare memory size information for function call:
	INT 15h ax=E820h
68h	Reserved
69h	Turn on L2 cache
6Ah	Reserved
6Bh	Program chipset registers according to items described in Setup &
	Auto-configuration table.
6Ch	Reserved
6Dh	1. Assign resources to all ISA PnP devices.
	2. Auto assign ports to onboard COM ports if the corresponding item in Setup is
	set to "AUTO".
6Eh	Reserved
6Fh	1. Initialize floppy controller
	<ol><li>Set up floppy related fields in 40:hardware.</li></ol>
70h	Reserved
71h	Reserved
72h	Reserved
73h	(Optional Feature)
	Enter AWDFLASH.EXE if :
	-AWDFLASH is found in floppy drive.
	-ALT+F2 is pressed
74h	Reserved
75h	Detect & install all IDE devices: HDD, LS120, ZIP, CDROM
76h	Reserved
77h	Detect serial ports & parallel ports.
78h	Reserved
79h	Reserved
7Ah	Detect & install co-processor
7Bh	Reserved
7Ch	Reserved
7Dh	Reserved
7Eh	Reserved
7En 7Fh	1. Switch back to text mode if full screen logo is supported.
/111	-If errors occur, report errors & wait for keys
	-If no errors occur or F1 key is pressed to continue:
	Clear EPA or customization logo.
	· Cicar Er A of customization logo.

#### POST (hex) Description

80h	Reserved
81h	Reserved
82h	1. Call chipset power management hook.
	2. Recover the text font used by EPA logo (not for full screen logo)
	3. If password is set, ask for password.
83h	Save all data in stack back to CMOS
84h	Initialize ISA PnP boot devices
85h	1. USB final Initialization
	2. NET PC: Build SYSID structure
	<ol><li>Switch screen back to text mode</li></ol>
	4. Set up ACPI table at top of memory.
	5. Invoke ISA adapter ROMs
	6. Assign IRQs to PCI devices
	7. Initialize APM
	8. Clear noise of IRQs.
86h	Reserved
87h	Reserved
88h	Reserved
89h	Reserved
90h	Reserved
91h	Reserved
92h	Reserved
93h	Read HDD boot sector information for Trend Anti-Virus code
94h	1. Enable L2 cache
	2. Program boot up speed
	3. Chipset final initialization.
	4. Power management final initialization
	5. Clear screen & display summary table
	6. Program K6 write allocation
	<ol><li>Program P6 class write combining</li></ol>
95h	1. Program daylight saving
	2. Update keyboard LED & typematic rate
96h	1. Build MP table
	2. Build & update ESCD
	3. Set CMOS century to 20h or 19h
	4. Load CMOS time into DOS timer tick
	5. Build MSIRQ routing table.
FFh	Boot attempt (INT 19h)

#### POST (hex) Description

NOTES

## Appendix C

## Installing Software Drivers and Windows Operating System

After all the hardware has been installed, you must first configure the Adaptec Embedded Serial ATA RAID Driver before you install the Windows operating system. The necessary drivers are all included on the Supermicro bootable CDs that came packaged with your motherboard.

## <u>C-1</u> Introduction to the Adaptec Embedded Serial ATA RAID Controller Driver

## Serial ATA (SATA)

Serial ATA(SATA) is a physical storage interface. It uses a single cable with a minimum of four wires to create a point-to-point connection between devices. It is a serial link which supports SATA Transfer rates from 150MBps. Because the serial cables used in SATA are thinner than the traditional cables used in Parallel ATA(PATA), SATA systems have better airflow and can be installed in smaller chassis than Parallel ATA. In addition, the cables used in PATA can only extend to 40cm long, while Serial ATA cables can extend up to one meter. Overall, Serial ATA provides better functionality than Parallel ATA.

## Introduction to the Intel 6300ESB (Hance Rapids) I/O Controller Hub

Located in the South Bridge of the Intel E7210 Canterwood ES Chipset, the 6300ESB (Hance Rapids) I/O Controller Hub provides the I/O subsystem with access to the rest of the system. It supports 2-channel Ultra ATA/100 Bus Master IDE controller (PATA) and two Serial ATA (SATA) Host Controllers, which support up to two Serial ATA ports and up to two RAID drives. The 6300ESB (Hance Rapids) I/O Controller Hub supports the following Parallel ATA (PATA) and Serial (SATA) device configurations:

### ATA Operate Mode

You can select from the following two modes: Combined Mode and Enhanced Mode.

#### Combined Mode:

In this mode, system BIOS assigns the traditional IRQ 14 and IRQ 15 for the use of HDD. Up to 4 ATA devices are supported by this mode.

Within the Combined Mode, the following three modes are supported:

\*Non-Combined Mode: Parallel ATA only:with the maximum of 4 devices supported;

\*Non-Combined Mode: Serial ATA only:with the maximum of 2 devices supported;

\*Combined Mode: SATA devices and PATA: with the support of 2 devices each (total: 4 devices maximum). (For IDE/SATA configurations, please refer to the table below.)

Primary Master(=PM)	Yes	Yes	No	No	No	No
Primary Slave(=PS)	Yes	No	Yes	No	No	No
Secondary Master(=SM)	Yes	No	No	Yes	No	No
Secondary Slave(=SS)	Yes	No	No	No	Yes	No
SATA Port0	No	SM	SM	PM	PM	PM
SATA Port1	No	SS	SS	PS	PS	PS
*Nata (Na-Nat Dragant	Vaa_Da	annat) A	1	aninal	Duine am	

\*Note: (No=Not Present, Yes=Present) Also, if Logical Primary is selected, the IDE channels are no longer available.

#### Enhanced Mode:

In this mode, system BIOS will automatically search for all available IRQs for the use of HDD. For newer Operating Systems that support the Enhanced Mode, such as Windows XP, Windows 2000, and Windows 2003, you can set SATA and PATA to the Enhanced Mode. (\*The newer Operating Systems can accommodate both Enhanced Mode and Combined Mode and support up to 6 ATA devices.)

(\*Please refer to the "Advanced Chipset Control" under the "Advanced" Setup in the BIOS for the selection of Combined Mode or Enhanced Mode,).

# Configuring BIOS settings for the SATA RAID Functions (Enhanced Mode)

1. Press the <Del> key during system bootup to enter the BIOS Setup Utility.

(\*Note: If it is the first time to power on the system, we recommend that you load the Optimized Default Settings. If you have already done so, please skip to Step 3.

2. Use the arrow keys to select the "Exit" Menu. Once in the "Exit" Menu, scroll down the menu to select the item- "Load Optimized Default settings" and press the <Enter> key. Select "OK" to confirm the selection. Press the <Enter> key to load the default settings to the BIOS.

3. Use the arrow keys to select the "Advanced" Menu in the BIOS.

4. Scroll down to "Advanced Chipset Control", select "On-chip SATA" and press the <Enter> Key to select this option.

5. From this submenu, select the" Enhanced Mode" and press <Enter>.

6. Scroll up to the item-"SATA Mode" and select the "Configure SATA as RAID" and press the <Enter> Key to select this option.

7. Tap the <Esc> key and scroll down to "Exit". Select "Save and Exit" from the "Exit" menu. Press the <Enter> key to save the changes and exit the BIOS.

8. Once you've exited the BIOS Utility, the system will re-boot.

9. During the system startup, press the <Ctrl> and the <A> keys simultaneously to run the Adaptec RAID Configuration Utility when prompted by the following message:

Press <Ctrl><A> for Adaptec RAID Configuration Utility

## The Adaptec Embedded Serial ATA with HostRAID Controller Driver

Adaptec's Embedded Serial ATA RAID with HostRAID controller adds RAID functionality to the Serial ATA I/O controller by supporting RAID 0 (Striping) or RAID 1 (Mirroring) to enhance the industry's pioneer PCI-to-e host controller products. RAID striping (RAID 0) can greatly improve hard disk I/O performance because of its capability in striping data across multiple drives. RAID mirroring (RAID 1) allows the data to be simultaneously written to two drives, so critical data is always available even if a single hard disk fails. Due to the built-in functionality, the P4SC8/P4SCi is specially designed to keep pace with the increasing performance demands of computer systems by improving disk I/O throughput and providing data accessibility regardless of a single disk failure. By incorporating the Adaptec Embedded Serial ATA into the motherboard design, Supermicro's P4SC8/P4SCi offers the user with the benefits of SATARAID without the high costs associated with hardware RAID applications.

(\*Note: For Adaptec's RAID Driver Installation Instructions, please refer to the Adaptec RAID Controller User's Guide: "Emb\_SA\_RAID\_UG.pdf" in the CD that came with this motherboard. You can also download a copy of Adaptec's User's Guide from our web site at www.supermicro.com.)

## Using the Adaptec RAID Configuration Utility (ARC)

The Adaptec RAID Configuration Utility is an embedded BIOS Utility, including:

\*Array Configuration Utility: Use this utility when you want to create, configure and manage arrays.


\* Disk Utilities: Use this option to format or verify disks.

To run the Adaptec RAID Configuration Utility, you will need to enable the RAID function in the system BIOS (refer to Chapter 4 for System BIOS Configurations), and then, press the <Ctrl> and <A> keys simultaneously when prompted to do so during the system startup. (Refer to the previous page for detailed instructions.)

(\*Note: To select an option, use the arrow keys to highlight the item and then press the <Enter> key to select it. To return to the previous menu, press the <ESC> key.)

## A. Using the Array Configuration Utility (ACU)

The Array Configuration Utility (ACU) enables you to create, manage, and delete arrays from the controller's BIOS, add and delete spare drives, and initialize drives. During the system startup, press <Ctrl> and <A> key simultaneously, and the main menu will appear.



#### Managing Arrays

Select this option to view array properties, and delete arrays. The following sections describe the operations Of "Managing Arrays".

To select this option, use the arrow keys and the <enter> key to select "Managing Arrays" from the main menu (as shown above).



#### Viewing Array Properties

To view the properties of an existing array:

1. At the BIOS prompt, press Ctrl+A.

2. From the ARC menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Manage Arrays (as shown on the previous screen.)

4. From the List of Arrays dialog box, select the array you want to view and press Enter.

The Array Properties dialog box appears, showing detailed

information on the array. The physical disks associated with the array are displayed here.

5. Press Esc to return to the previous menu.

#### **Deleting Arrays**

\*Warning: Back up the data on an array before you delete it to prevent the loss of data. Deleted arrays cannot be restored.

To delete an existing array:

1. Turn on your computer and press  $\mbox{Ctrl+A}$  when prompted to access the ARC utility.

2. From the ARC main menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Manage Arrays.

4. Select the array you wish to delete and press Delete.

5. In the Array Properties dialog box, select **Delete** and press **Enter**. The following prompt is displayed:

\*Warning!! Deleting the array will render array unusable. Do you want to delete the array?(Yes/No):

#### RAID 1 only-the following prompt is also displayed:

Deleting the partition will result in data loss! Do you also want to delete the partition? (Yes/No):

6. Press Yes to delete the array or partition or No to return to the previous menu.

7. Press Esc to return to the previous menu.

#### **Creating Arrays**

Before creating arrays, make sure the disks for the array are connected and installed in your system. Note that disks with no usable space, or disks that are un-initialized are shown in gray and cannot be used. See *Initializing Disk Drives*.

#### To create an array:

1 Turn on your computer and press **Ctrl+A** when prompted to access the ARC utility.

2 From the ARC menu, select Array Configuration Utility Main Menu (ACU) (as shown on the first screen on page C-5).

3 From the ACU menu, select Create Array.

4 Select the disks for the new array and press Insert (as the screen shown below).

(\*Note: To deselect any disk, highlight the disk and press Delete.)



**5** Press **Enter** when both disks for the new array are selected. The Array Properties menu displays (as the screen shown below).



#### Assigning Array Properties

Once you've create a new array, you are ready to assign the properties to the array.

\*Caution: Once the array is created and its properties are assigned, you cannot change the array properties using the ACU. You will need to use the Adaptec Storage Manager - Browser Edition. (Refer to Adaptec's User's Guide in the enclosed CD.)

To assign properties to the new array:

1. In the Array Properties menu (as shown in the screen below), select an array type and press **Enter**.

Note that only the available array types: RAID 0, and RAID1, are displayed on the screen. (\*RAID 0 or RAID 1 requires two drives.)

Array Type	irreg Properties : FAID BIStripe1 FAID 1(Mirror)	
forny Label Forny Size	: Landa and a second and a seco	
Stripe Size	: 6403	
Create BAID via		
	(Jme)	

2. Under the item "<u>Arrays Label</u>", type in an label and press Enter. (\*Note: The label shall not be more than 15 characters.)


**3.** For RAID 0, select the desired stripe size. (\*Note: Available stripe sizes are 16, 32, and 64 KB-default. It is recommended that you *do not* change the default setting.)

**4.** The item: <u>"Create RAID via"</u> allows you to select between the different creating methods for RAID 0 and RAID 1.

The following table gives examples of when each is appropriate.

Raid Level	Create Via	When Appropriate
RAID 0	No Init	Creating a RAID 0 on new drives
RAID 0	Migrate	Creating a RAID 0 from one new drive and
	(*Note)	one drive with data you wish to preserve
RAID 1	Build1	Any time you wish to create a RAID 1, but especially if
		you have data on one drive that you wish to preserve
RAID 1	Clear	Creating a RAID 1 on new drives, or when you want to
		ensure that the array contains no data after creation.
RAID 1	Quick	Fastest way to create a RAID 1.
		Appropriate when using new drives
RAID 1	Init	

(\*Note: If you select Migrate for RAID 0, or Build for RAID 1, you will be asked to select the source drive. The contents of the source drive will be preserved. However, the data on the new drive will be lost.)



5. When you are finished, press Done (as the screen shown below).

#### Notes:

1. Before adding a new drive to an array, back up any data contained on the new drive. Otherwise, all data will be lost.

2. If you stop the Build or Clear process on a RAID 1 from ACU, you can restart it by pressing Ctrl+R.

3. A RAID 1 created using the Quick Init option may return some data miscompares if you later run a consistency check. This is normal and is not a cause for concern.

4. The ACU allows you to use drives of different sizes in a RAID . However, during a build operation, only the smaller drive can be selected as the source or first drive.

5. When migrating from single volume to RAID 0, migrating from a larger drive to a smaller drive is allowed. However, the destination drive must be at least half the capacity of the source drive.

6. Adaptec does not recommend that you migrate or build an array on Windows dynamic disks (volumes), as it will result in data loss.

**Warning**: Do not interrupt the creation of a RAID 0 using the Migrate option. If you do, you will not be able to restart, or to recover the data that was on the source drive.

#### Adding a Bootable Array

To make an array bootable:

1. From the Main menu, select Manage Arrays.

2. From the List of Arrays, select the array you want to make bootable, and press Ctrl+B.

**3.** Enter Y to create a bootable array when the following message is displayed: "This will make all other existing bootable array non-bootable. Do you want to make this array bootable? (Yes/No):" Then, a bootable array will be created. An asterisk will appear next to the bootable array (as shown in the picture below:)

Nain Kent Image Arrays reate Array dd/belate Botspare nitialize Drives	List of Arrays	
(Lutar > Man iau firrau pr.	Concerns in another starts for a second strengther the second strengther stre	

#### Deleting a Bootable Array

To delete a bootable array:

1. From the Main menu, select Manage Arrays.

**2.** From the List of Arrays, select the bootable array (\*) you want to delete, and press Ctrl+B. (\* a bootable array is the array marked with an asterisk (as shown in the picture above.)

**3.** Enter Y to delete a bootable array when the following message is displayed: "The array is already marked bootable. Do you want to make this array as not bootable? (Yes/No):" Then, the bootable array will be deleted and the asterisk will disappear.

(\*Note: do not use the delete key to delete the bootable array.)

#### Adding/Deleting Hotspares

(\*Note: In order to rebuild a RAID (RAID 0 or RAID 1), you would need to add a new HDD as a hotspare.)

1. Turn on your computer and press Ctrl+A as prompted to access the ARC Utility

2. From the ARC menu, select Array Configuration Utility (ACU).

3. From the ACU menu, select Add/Delete Hotspares.

4. Use the up and down arrow keys to highlight and select the disk you want to designate as a hotspare, and press <Insert>, and then, press <Enter>.

5. Press yes when the following prompt is displayed:

"Do you want to create spare?" (Yes/No?)

The spare you have added will appear in the Select Drive Menu.

## **Initializing Disk Drives**


If an installed disk does not appear in the disk selection list for creating a new array, or if it appears grayed out, you may have to initialize it before you can use it as part of an array. Drives attached to the controller must be initialized before they can be used in an array.

**Caution:** Initializing a disk overwrites the partition table on the disk and makes any data on the disk inaccessible. If the drive is used in an array, you may not be able to use the array again. **Do not** initialize a disk that is part of a boot array. To determine which disks are associated with a particular array, please refer to *Viewing Array Properties.* 

#### To initialize drives:

1. Turn on your computer and press Ctrl+A when prompted to access the ARC utility.

2. From the ARC menu, select Array Configuration Utility (ACU) (as shown in the screen below).



3. Select Initialize Drives (as shown in the screen below).



**4.** Use the up and down arrow keys to highlight the disk you wish to initialize and press **Insert** (as shown in the screen below).





**5.** Repeat Step 4 so that both drives to be initialized are selected (as shown in the screen below).

- 6. Press Enter.
- 7. Read the warning message as shown in the screen.



8. Make sure that you have selected the correct disk drives to initialize. If correct, type Y to continue.

#### **Rebuilding Arrays**

\*Note 1: Rebuilding applies to Fault Tolerant array (RAID 1) only.


If an array Build process (or initialization) is interrupted or critical with one member missing, you must perform a Rebuild to get the array to Optimal status. For a critical array Rebuild operation, the optimal drive is the source drive.

\*Note 2: If no spare array exists and a hard disk drive fails, you need to create a spare before you can rebuild an array.

#### To Rebuild an array:

**1** From the Main Menu, select **Manage Arrays** (as shown in the screen below). From the List of Arrays, select the array you want to Rebuild.

2 Press Ctrl+R to Rebuild.



## **Using the Disk Utilities**


The Disk Utilities enable you to format or verify the media of your Serial ATA hard disks.

#### To access the disk utilities:

1. Turn on your computer and press **Ctrl+A** when prompted to access the ARC utility (as shown in the screen below.)



 $\ensuremath{\textbf{2.}}$  From the ARC menu, select  $\ensuremath{\textbf{Disk}}$   $\ensuremath{\textbf{Utilities}}$  as shown in the screen below.



3 Select the desired disk and press Enter (as shown in the screen below.)

	k and press (Seler)
SATA Port #0 SATA Port #1	MDC M836663-66ELX1 32.66632 MDC M836663-60ELX1 32.66632
SATA Part #2	No device
ATA Part #3	No device
	No device
ATA Port #5	the device
ATA Part #6	fip device
ATA Port 87	fin device
Only drive	s present at POST are displayed

#### You can choose from the following options:

**1. Format Disk**—Simulates a low-level format of the hard drive by writing zeros to the entire disk. Serial ATA drives are low-level formatted at the factory and do not need to be low-level formatted again.

(\*Caution: Formatting destroys all data on the drive. Be sure to back up your data before performing this operation.)

2. Verify Disk Media—Scans the media of a disk drive for defects.

#### To Exit Adaptec RAID Configuration Utility

**1.** Once you have completed RAID array configurations, press **ESC** to exit. The following screen will appear.

2. Press Yes to exit the Utility.



(\*For more information regarding Adaptec RAID Utility, please refer to Adaptec's User's Guide in the CD included in your shipping package. You can also download a copy of Adaptec User's Guide from our web site at: www. supermicro.com.)

## <u>C-2 Installing Intel's Hance Rapids Driver by</u> Adaptec and the OS

a. Insert Supermicro's bootable CD that came with the package into the CD Drive during the system reboot, and the screen:"Super Micro Driver Diskette Maker" will appear.

b. Choose from the list the item: "Intel Hance Rapids Driver by 3rd Party (Adaptec)" and press <ENTER>.

c. From the next screen displayed, choose the OS driver you want to install and press <Enter>.

d. Insert a formatted diskette into drive A: and press <Enter> as prompted.

e. Exit the program after the process is completed. Then, reboot the system.

f. Insert Microsoft Windows OS Setup CD in the CD Driver, and the system will start to boot up from CD.

g. Press the <F6> key when the message-"Press F6 if you need to install a third party SCSI or RAID driver" displays.

h. When the Windows OS Setup screen appears, press "S" to specify additional device(s).

i. Insert the driver diskette-"Adaptec Embedded Serial ATA Raid Controller Driver" into Drive A: and press the <Enter> key.

j. Choose Adaptec Embedded Host Serial ATA Raid Controller from the list indicated in the Windows OS Setup Screen, and press the <Enter> key.

k. Press the <Enter> key to continue the installation process. (If you need to specify any additional devices to be installed, do it at this time.) Once all devices are specified, press the <Enter> key to continue with the installation.

I. From the Windows OS Setup screen, press the <Enter> key. The OS Setup will automatically load all device files, and, then, continue the Windows OS installation.

m. After Windows OS Installation is completed, the system will automatically reboot.

## C-3 Installing Other Software Programs and Drivers

# A. Installing Drivers other than Adaptec Embedded Serial ATA RAID Controller Driver

After you've installed Windows Operating System, a screen as shown below will appear. You are ready to install software programs and drivers that have not yet been installed. To install these software programs and drivers, click the icons to the right of these items.



Driver/Tool Installation Display Screen

(\*Note: Click the icons showing a hand writing on paper to view the readme files for each item. Click the computer icons to the right of these items to install each item (from top to the bottom) one at a time. After installing each item, you must re-boot the system before moving on to the next item on the list. You should install everything here except for the SUPER Doctor utility, Intel LDCM and the LAN/SCSI driver diskettes, which are optional. The bottom icon with a CD on it allows you to view the entire contents of the CD. )

(\*Please refer to the Adaptec User's Guide for the installation of Adaptec's Serial ATA RAID Controller Driver. Adaptec's User's Guide is included in the CD. You can also download a copy of the user's guide from our web site.)

#### Supero Doctor III

The Supero Doctor III program is a Web base management tool that supports remote management capability. It includes Remote and Local Management tools. The local management is called SD III Client. The Supero Doctor III program included on the CDROM that came with your motherboard allows you to monitor the environment and operations of your system. Supero Doctor III displays crucial system information such as CPU temperature, system voltages and fan status. See the Figure below for a display of the Supero Doctor III interface.

#### Supero Doctor III Interface Display Screen-I (Health Information)





## Supero Doctor III Interface Display Screen-II (Remote Control)

(\*Note: SD III Software Revision 1.0 can be downloaded from our Web site at: ftp://ftp.supermicro.com/utility/Supero\_Doctor\_III/. You can also download SDIII User's Guide at: http://www.supermicro.com/PRODUCT/ Manuals/SDIII/UserGuide.pdf. For Linux, we will still recommend Supero Doctor II.)

#### Notes